cepdnaclk / e17-4yp-Neuromorphic-NoC-Architecture-for-SNNsLinks
This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, and test it on FPGA.
☆21Updated last year
Alternatives and similar repositories for e17-4yp-Neuromorphic-NoC-Architecture-for-SNNs
Users that are interested in e17-4yp-Neuromorphic-NoC-Architecture-for-SNNs are comparing it to the libraries listed below
Sorting:
- SNN on FPGA☆10Updated 3 years ago
- ☆19Updated 4 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆34Updated 5 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆59Updated 5 months ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆12Updated 2 years ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆23Updated 5 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆37Updated 6 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆65Updated 2 years ago
- A repository FPGA-friendly SNN models☆33Updated 4 years ago
- Spiking Neural Network RTL Implementation☆58Updated 4 years ago
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆14Updated last year
- A Spiking Neuron Network Project in Verilog Implementation☆24Updated 7 years ago
- FPGA Design of a Spiking Neural Network.☆42Updated last year
- ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.☆189Updated 6 years ago
- This project is to design yolo AI accelerator in verilog HDL.☆22Updated 10 months ago
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆38Updated 5 years ago
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆17Updated 5 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆39Updated last year
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆59Updated 4 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆12Updated 4 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆35Updated 3 years ago
- ☆17Updated 4 years ago
- ☆26Updated 3 years ago
- [TCAD'24] This repository contains the source code for the paper "FireFly v2: Advancing Hardware Support for High-Performance Spiking Neu…☆20Updated last year
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆23Updated last year
- A project dedicated to developing a hardware Integrated Circuit (IC) for a Spike Neural Network (SNN), powered by the RTL code generated …☆56Updated last year
- FPGA based Leaky Integrate and Fire (LIF) neuron model accelerator for PyTorch☆76Updated last month
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆85Updated 3 years ago
- Hardware accelerator for convolutional neural networks☆50Updated 3 years ago