cepdnaclk / e17-4yp-Neuromorphic-NoC-Architecture-for-SNNs
This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, and test it on FPGA.
☆21Updated last year
Alternatives and similar repositories for e17-4yp-Neuromorphic-NoC-Architecture-for-SNNs:
Users that are interested in e17-4yp-Neuromorphic-NoC-Architecture-for-SNNs are comparing it to the libraries listed below
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆23Updated 5 years ago
- ☆16Updated 3 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆33Updated 5 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆36Updated 5 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆55Updated 2 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆58Updated last month
- A repository FPGA-friendly SNN models☆32Updated 4 years ago
- Spiking Neural Network RTL Implementation☆53Updated 3 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆21Updated 6 years ago
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆35Updated 4 years ago
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆11Updated last year
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆55Updated 3 years ago
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆17Updated 4 years ago
- ☆24Updated 2 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆11Updated 4 years ago
- FPGA Design of a Spiking Neural Network.☆38Updated 10 months ago
- ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.☆178Updated 5 years ago
- ☆17Updated 4 years ago
- A final semester based group project for EE4218: Embedded Hardware System Design module in NUS where I worked with my teammate to perform…☆14Updated last year
- tpu-systolic-array-weight-stationary☆23Updated 3 years ago
- A nest brain simulator based on FPGA(LIF NEURON)☆14Updated 3 years ago
- A Custom RISC-V Instruction Extension for SNN and CNN Computation☆12Updated 7 months ago
- Leaky Integrate and Fire (LIF) model implementation for FPGA☆57Updated last year
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆31Updated last year
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- Hardware accelerator for convolutional neural networks☆40Updated 2 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆56Updated last month
- Systolic array based simple TPU for CNN on PYNQ-Z2☆29Updated 2 years ago
- ☆15Updated last year
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 5 years ago