Special Function Units (SFUs) are hardware accelerators, their implementation helps improve the performance of GPUs to process some of the most complex operations. This SFU implements the Piecewise Polynomial Approximation, which provides high performance, low area costs and good accuracy for real implementation of hardware.
☆16Sep 21, 2025Updated 6 months ago
Alternatives and similar repositories for SFU-Piecewise-Polynomial-Approximation
Users that are interested in SFU-Piecewise-Polynomial-Approximation are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆22Apr 25, 2025Updated 11 months ago
- softfloat and softposit in Python☆15Aug 2, 2019Updated 6 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆119May 11, 2023Updated 2 years ago
- Wonton: Virtual GUI for FPGA☆14Jan 6, 2023Updated 3 years ago
- With the rapid adoption of smartphones, tablets, and mobile apps, they are increasingly becoming part of children’s daily life for amusem…☆12Apr 7, 2017Updated 8 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Tensorflow implementation of CARN☆10Oct 3, 2018Updated 7 years ago
- Benchmark and resources for single super-resolution algorithms☆10Apr 14, 2017Updated 8 years ago
- ☆10Apr 4, 2025Updated 11 months ago
- A new DRAM substrate that mitigates the excessive energy consumption from both (i) transmitting unused data on the memory channel and (i…☆14Aug 23, 2024Updated last year
- ☆11Oct 10, 2021Updated 4 years ago
- RTL for mipi serialize and deserialize☆11Oct 16, 2017Updated 8 years ago
- Information Retrieval for 2013☆16Feb 26, 2013Updated 13 years ago
- A Keras implementation of a SISR (Single-Image Super-Resolution) Residual-CNN.☆13Sep 10, 2019Updated 6 years ago
- The code associated with Comparing SNNs and RNNs on neuromorphic vision datasets: Similarities and differences.☆53Aug 20, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- This is where gem5 based DRAM cache models live.☆20Mar 23, 2023Updated 3 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 7 years ago
- this repository contains all the ip projects presented in the HLS/RISC-V/Computer Architecture book written by Goossens and published by …☆30Sep 5, 2025Updated 6 months ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- powerpc processor prototype and an example of semiconductor startup biz plan☆14Feb 2, 2019Updated 7 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆14Mar 26, 2024Updated 2 years ago
- RTL implementation of a ray-tracing GPU☆15Dec 18, 2012Updated 13 years ago
- A High-Level DRAM Timing, Power and Area Exploration Tool☆29Jul 29, 2020Updated 5 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- Barcode Printing for Django☆25Jan 24, 2017Updated 9 years ago
- A toy x86 disassembler and x86 style toy chip☆15Dec 30, 2011Updated 14 years ago
- Initial 0.0.1 push☆13Jun 10, 2016Updated 9 years ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- Implementation of a RISC-V CPU in Verilog.☆17Mar 2, 2025Updated last year
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 4 years ago
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 6 years ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 5 years ago
- Hardware Division Units☆10Jul 17, 2014Updated 11 years ago
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- ☆13Jul 28, 2022Updated 3 years ago
- ☆11Dec 11, 2017Updated 8 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆11Jan 8, 2022Updated 4 years ago