KULeuven-MICAS / htvm
Efficient Neural Network Deployment on Heterogenous TinyML Platforms
☆14Updated last year
Alternatives and similar repositories for htvm
Users that are interested in htvm are comparing it to the libraries listed below
Sorting:
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆35Updated 3 weeks ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆53Updated 3 weeks ago
- NeuraLUT: Hiding Neural Network Density in Boolean Synthesizable Functions☆30Updated last month
- ☆57Updated 5 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆25Updated 8 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆77Updated 3 years ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆148Updated last month
- SAMO: Streaming Architecture Mapping Optimisation☆32Updated last year
- ☆26Updated 9 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 7 months ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆57Updated 3 years ago
- ☆34Updated 4 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆68Updated this week
- ☆10Updated 5 months ago
- Implementation of Microscaling data formats in SystemVerilog.☆18Updated 8 months ago
- ☆40Updated 10 months ago
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆80Updated 3 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆51Updated 2 months ago
- ☆51Updated last month
- ☆71Updated 2 years ago
- ☆23Updated 2 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 2 months ago
- Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021☆14Updated 3 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆79Updated 9 months ago
- A collection of tutorials for the fpgaConvNet framework.☆39Updated 7 months ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆22Updated last year
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆20Updated last year
- ☆44Updated last month