KULeuven-MICAS / htvmLinks
Efficient Neural Network Deployment on Heterogenous TinyML Platforms
☆15Updated 2 years ago
Alternatives and similar repositories for htvm
Users that are interested in htvm are comparing it to the libraries listed below
Sorting:
- NeuraLUT-Assemble☆43Updated 3 months ago
- Train and deploy LUT-based neural networks on FPGAs☆101Updated last year
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆45Updated last week
- matrix-coprocessor for RISC-V☆25Updated 7 months ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆97Updated 3 weeks ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated 2 years ago
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆90Updated 3 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Updated 4 months ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆52Updated 3 months ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆49Updated 8 months ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆60Updated 4 months ago
- ☆72Updated 2 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆79Updated last month
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆91Updated last year
- ACM TODAES Best Paper Award, 2022☆31Updated 2 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆60Updated 3 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Updated 2 years ago
- DNN Compiler for Heterogeneous SoCs☆53Updated last week
- DUTH RISC V Microprocessor for High Level Synthesis☆10Updated 2 years ago
- ☆61Updated this week
- ☆62Updated 5 years ago
- A polyhedral compiler for hardware accelerators☆59Updated last year
- UniSparse: An Intermediate Language for General Sparse Format Customization (OOPSLA'24)☆32Updated last year
- A DAG processor and compiler for a tree-based spatial datapath.☆14Updated 3 years ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆91Updated 10 months ago
- ☆22Updated 3 years ago
- Stencil with Optimized Dataflow Architecture☆12Updated last year
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- ☆53Updated 4 months ago