KULeuven-MICAS / htvmLinks
Efficient Neural Network Deployment on Heterogenous TinyML Platforms
☆15Updated last year
Alternatives and similar repositories for htvm
Users that are interested in htvm are comparing it to the libraries listed below
Sorting:
- matrix-coprocessor for RISC-V☆19Updated 2 months ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆90Updated 6 months ago
- FPGA acceleration of arbitrary precision floating point computations.☆40Updated 3 years ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆23Updated 3 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- DUTH RISC V Microprocessor for High Level Synthesis☆10Updated 2 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆38Updated last week
- SForum 2020 : "A Run-time Hardware Routing Implementation for CGRA Overlays" code and data.☆11Updated 4 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆41Updated 2 years ago
- DNN Compiler for Heterogeneous SoCs☆42Updated last week
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆85Updated last month
- Resource Utilization and Latency Estimation for ML on FPGA.☆14Updated this week
- ☆58Updated 5 years ago
- The multi-core cluster of a PULP system.☆105Updated last week
- ☆23Updated this week
- A stream to RTL compiler based on MLIR and CIRCT☆15Updated 2 years ago
- LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs☆16Updated 10 months ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆33Updated last year
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 3 weeks ago
- Algorithmic C Machine Learning Library☆25Updated 7 months ago
- ☆68Updated this week
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- ☆23Updated 2 years ago
- The Riallto Open Source Project from AMD☆81Updated 3 months ago
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆57Updated 7 months ago
- ☆14Updated 3 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆42Updated last month
- A high-efficiency system-on-chip for floating-point compute workloads.☆38Updated 6 months ago