KULeuven-MICAS / htvmLinks
Efficient Neural Network Deployment on Heterogenous TinyML Platforms
☆15Updated 2 years ago
Alternatives and similar repositories for htvm
Users that are interested in htvm are comparing it to the libraries listed below
Sorting:
- NeuraLUT-Assemble☆46Updated 4 months ago
- ☆22Updated 3 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Updated 3 years ago
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆30Updated last year
- ☆25Updated 3 years ago
- matrix-coprocessor for RISC-V☆26Updated 2 weeks ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆46Updated last month
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Updated 5 months ago
- A DAG processor and compiler for a tree-based spatial datapath.☆15Updated 3 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated 2 years ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆94Updated 11 months ago
- ☆39Updated last week
- ☆72Updated 2 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- Train and deploy LUT-based neural networks on FPGAs☆109Updated last year
- ☆64Updated 5 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆13Updated 6 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆49Updated 10 months ago
- ☆35Updated 6 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆76Updated last month
- ☆10Updated last year
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆56Updated last year
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆61Updated 6 months ago
- A tool to deploy Deep Neural Networks on PULP-based SoC's☆91Updated 4 months ago
- ☆65Updated 8 months ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆101Updated 2 weeks ago
- DUTH RISC V Microprocessor for High Level Synthesis☆10Updated 2 years ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆56Updated 4 months ago
- ☆31Updated 8 months ago
- ☆61Updated 8 months ago