KULeuven-MICAS / tinyvers
TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.
☆16Updated last year
Alternatives and similar repositories for tinyvers:
Users that are interested in tinyvers are comparing it to the libraries listed below
- tpu-systolic-array-weight-stationary☆24Updated 3 years ago
- ☆26Updated 5 years ago
- ☆31Updated 5 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆36Updated 6 months ago
- ☆13Updated 9 months ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆36Updated 2 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- Ratatoskr NoC Simulator☆24Updated 3 years ago
- SoC Based on ARM Cortex-M3☆29Updated 3 weeks ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆19Updated last month
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆53Updated 3 weeks ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆18Updated 11 years ago
- eyeriss-chisel3☆40Updated 2 years ago
- Template for project1 TPU☆18Updated 3 years ago
- A verilog implementation for Network-on-Chip☆72Updated 7 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- Spiking Neural Network Accelerator☆15Updated 2 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆21Updated 3 years ago
- DMA controller for CNN accelerator☆13Updated 7 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 7 years ago
- Design and UVM-TB of RISC -V Microprocessor☆17Updated 9 months ago
- 128KB AXI cache (32-bit in, 256-bit out)☆48Updated 3 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Updated 3 years ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆59Updated last month
- Verilog Implementation of 32-bit Floating Point Adder☆39Updated 4 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- OBI SystemVerilog synthesizable interconnect IPs for on-chip communication☆12Updated last week
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year