KULeuven-MICAS / tinyvers
TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.
☆12Updated last year
Related projects ⓘ
Alternatives and complementary repositories for tinyvers
- ☆22Updated 5 years ago
- ☆10Updated 5 months ago
- CNN accelerator using NoC architecture☆15Updated 5 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆23Updated last month
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆17Updated 11 years ago
- DMA controller for CNN accelerator☆12Updated 7 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12Updated 5 years ago
- SoC Based on ARM Cortex-M3☆25Updated 6 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆48Updated 5 months ago
- ☆26Updated 5 years ago
- CNN Accelerator in Frequency Domain☆10Updated 4 years ago
- tpu-systolic-array-weight-stationary☆18Updated 3 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆17Updated 11 months ago
- eyeriss-chisel3☆39Updated 2 years ago
- Template for project1 TPU☆12Updated 3 years ago
- Ratatoskr NoC Simulator☆21Updated 3 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆27Updated 3 years ago
- The Verilog source code for DRUM approximate multiplier.☆28Updated last year
- NoC based MPSoC☆10Updated 10 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆19Updated last year
- SRAM☆20Updated 4 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- Algorithmic C Machine Learning Library☆22Updated 3 months ago
- HLS for Networks-on-Chip☆31Updated 3 years ago
- Bitonic sorter (Batcher's sorting network) written in Verilog.☆25Updated last month
- ☆25Updated 4 years ago
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 4 years ago
- ☆24Updated 9 months ago
- A static dataflow CGRA with dynamic dataflow execution capability☆10Updated 3 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆24Updated 4 years ago