KULeuven-MICAS / tinyvers
TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.
☆12Updated last year
Related projects ⓘ
Alternatives and complementary repositories for tinyvers
- ☆22Updated 5 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆23Updated last month
- ☆10Updated 4 months ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12Updated 5 years ago
- tpu-systolic-array-weight-stationary☆18Updated 3 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆17Updated 11 years ago
- CNN accelerator using NoC architecture☆15Updated 5 years ago
- CNN Accelerator in Frequency Domain☆10Updated 4 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆9Updated 2 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆38Updated 4 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆19Updated last year
- A bit-level sparsity-awared multiply-accumulate process element.☆12Updated 4 months ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆27Updated 3 years ago
- NPUsim: Full-system, Cycle-accurate, Value-aware NPU Simulator☆18Updated this week
- A systolic array matrix multiplier☆23Updated 5 years ago
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 4 years ago
- eyeriss-chisel3☆38Updated 2 years ago
- DMA controller for CNN accelerator☆12Updated 7 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- ☆21Updated last month
- SoC Based on ARM Cortex-M3☆25Updated 5 months ago
- ☆3Updated 3 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆30Updated last year
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆24Updated 4 years ago
- ☆8Updated last year
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆16Updated this week
- Ratatoskr NoC Simulator☆21Updated 3 years ago
- Template for project1 TPU☆12Updated 3 years ago
- ☆26Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆48Updated 3 years ago