Perceptron-based branch predictor written in C++
☆12Dec 14, 2016Updated 9 years ago
Alternatives and similar repositories for PerceptronBranchPredictor
Users that are interested in PerceptronBranchPredictor are comparing it to the libraries listed below
Sorting:
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆18Feb 12, 2024Updated 2 years ago
- Live demo of hls4ml on embedded platforms such as the Pynq-Z2☆12Aug 23, 2024Updated last year
- Based on the mHC architecture proposed by deepseek, the residual links of the existing iTransformer are replaced and updated to obtain a …☆28Feb 4, 2026Updated last month
- send messages via kwp2000 protocol using Arduino☆11Aug 12, 2022Updated 3 years ago
- A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines☆11Nov 28, 2019Updated 6 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆12Aug 26, 2024Updated last year
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆43Feb 8, 2023Updated 3 years ago
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 6 years ago
- Advancing the 64-Bit Temple Operating System into the future.☆14Jan 8, 2019Updated 7 years ago
- The purpose of the repo is to support CORE-V Wally architectural verification☆17Nov 11, 2025Updated 3 months ago
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 2 years ago
- [ASPDAC23] High Dimensional Yield Estimation using Shrinkage Deep Features and Maximization of Integral Entropy Reduction☆13Oct 9, 2022Updated 3 years ago
- RTL implementation of a ray-tracing GPU☆15Dec 18, 2012Updated 13 years ago
- Design and UVM Verification of an ALU☆10Jun 14, 2024Updated last year
- Source code & scripts for experimental characterization and demonstration of 1) simultaneous many-row activation, 2) up to nine-input maj…☆11May 17, 2024Updated last year
- UART cocotb module☆11Jun 30, 2021Updated 4 years ago
- Dual-core 16-bit RISC processor☆12Jul 21, 2024Updated last year
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 8 years ago
- Apply Graph Neural Networks to Optimize Factor Feature Extraction of FactorVAE☆13Jan 11, 2025Updated last year
- A collection of examples showcasing PyCDE and Mini RISC-V implementation.☆10Dec 14, 2025Updated 2 months ago
- ☆11May 30, 2024Updated last year
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆18Feb 24, 2026Updated last week
- FSA: Fusing FlashAttention within a Single Systolic Array☆92Updated this week
- ☆20Dec 16, 2025Updated 2 months ago
- MACKO: Sparse matrix vector multiplication for low sparsity☆33Jan 24, 2026Updated last month
- Open-source AI acceleration on FPGA: from ONNX to RTL☆49Jan 5, 2026Updated 2 months ago
- raft practice on mit 6.824 2022 lab☆11Dec 29, 2022Updated 3 years ago
- Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research☆17Jan 21, 2024Updated 2 years ago
- A Python package for creating and solving constrained randomization problems.☆17Oct 14, 2024Updated last year
- Part of paper: Massively Parallel Combinational Binary Neural Networks for Edge Processing☆12Jun 27, 2019Updated 6 years ago
- Repository for content for the AMLD2020 workshop "Spiking neural networks for real-time inference tasks"☆17Oct 28, 2020Updated 5 years ago
- Software-based rasterization library☆11Jan 30, 2023Updated 3 years ago
- ☆15Updated this week
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆26Aug 15, 2025Updated 6 months ago
- A unified interface to compute hydrodynamic displacements.☆13Feb 26, 2026Updated last week
- Pipelined 64-bit RISC-V core☆15Mar 7, 2024Updated last year
- OpenRISC Conference Website☆16Aug 15, 2024Updated last year
- Design and implementation of a reconfigurable FIR filter in FPGA☆15Sep 26, 2022Updated 3 years ago
- HLS project modeling various sparse accelerators.☆12Jan 11, 2022Updated 4 years ago