Aayush-Ankit / puma-simulator
[ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and runs ML models compiled using the puma compiler.
☆63Updated 2 years ago
Alternatives and similar repositories for puma-simulator:
Users that are interested in puma-simulator are comparing it to the libraries listed below
- PUMA Compiler☆28Updated 4 years ago
- ☆27Updated 3 years ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆29Updated 10 months ago
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- ☆26Updated last year
- ☆28Updated 4 months ago
- ☆33Updated 3 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆36Updated 2 years ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆79Updated 3 weeks ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆53Updated 3 years ago
- NVSim - A performance, energy and area estimation tool for non-volatile memory (NVM)☆113Updated 6 years ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- ☆39Updated 9 months ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆67Updated last month
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆71Updated 2 years ago
- A co-design architecture on sparse attention☆52Updated 3 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆74Updated 3 years ago
- ☆25Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆67Updated last year
- ☆17Updated last year
- RTL implementation of Flex-DPE.☆99Updated 5 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆48Updated last month
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆13Updated 2 months ago
- A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.☆21Updated 9 months ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆34Updated 2 years ago
- HW accelerator mapping optimization framework for in-memory computing☆22Updated 3 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆51Updated 2 months ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆38Updated 2 years ago
- ☆64Updated 10 months ago