Alternatives and similar repositories for CflexHDL

Users that are interested in CflexHDL are comparing it to the libraries listed below

• JulianKemmerer / PipelineC-Graphics
  Graphics demos
  ☆111Updated last year
• olofk / corescore
  CoreScore
  ☆162Updated last month
• fusesoc / blinky
  Example LED blinking project for your FPGA dev board of choice
  ☆183Updated last week
• openXC7 / toolchain-installer
  Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7
  ☆88Updated 2 months ago
• ulixxe / usb_cdc
  Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs
  ☆178Updated last year
• regymm / pcie_7x
  PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers
  ☆54Updated 4 months ago
• Wren6991 / libfpga
  Reusable Verilog 2005 components for FPGA designs
  ☆46Updated 6 months ago
• bl0x / learn-fpga-amaranth
  Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL
  ☆107Updated last year
• fischermoseley / manta
  A configurable and approachable tool for FPGA debugging and rapid prototyping.
  ☆140Updated 5 months ago
• smunaut / doom_riscv
  Doom classic port to lightweight RISC‑V
  ☆94Updated 3 years ago
• pieter3d / simview
  ☆79Updated this week
• ZipCPU / vgasim
  A Video display simulator
  ☆173Updated 4 months ago
• meiniKi / FazyRV
  A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.
  ☆106Updated last week
• epsilon537 / boxlambda
  FPGA based microcomputer sandbox for software and RTL experimentation
  ☆66Updated this week
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆222Updated last year
• efabless / clear
  ☆70Updated last year
• hdl-util / sdram-controller
  Generic FPGA SDRAM controller, originally made for AS4C4M16SA
  ☆80Updated 5 years ago
• Domipheus / RPU
  Basic RISC-V CPU implementation in VHDL.
  ☆169Updated 5 years ago
• Ravenslofty / yosys-cookbook
  User-friendly explanation of Yosys options
  ☆113Updated 3 years ago
• stnolting / neorv32-verilog
  ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.
  ☆94Updated this week
• splinedrive / my_hdmi_device
  New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…
  ☆104Updated 2 weeks ago
• maikmerten / spu32
  Small Processing Unit 32: A compact RV32I CPU written in Verilog
  ☆69Updated 3 years ago
• dan-rodrigues / icestation-32
  Compact FPGA game console
  ☆165Updated last year
• sylefeb / Silixel
  Exploring gate level simulation
  ☆58Updated 4 months ago
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆245Updated 11 months ago
• nullobject / sdram-fpga
  A FPGA core for a simple SDRAM controller.
  ☆122Updated 3 years ago
• tomverbeure / rt
  A Full Hardware Real-Time Ray-Tracer
  ☆108Updated 2 years ago
• ldoolitt / vhd2vl
  ☆136Updated 9 months ago
• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆92Updated 11 months ago
• amaranth-lang / amaranth-boards
  Board definitions for Amaranth HDL
  ☆118Updated 2 weeks ago