suarezvictor / CflexHDLLinks
Design digital circuits in C. Simulate really fast with a regular compiler.
☆174Updated 2 years ago
Alternatives and similar repositories for CflexHDL
Users that are interested in CflexHDL are comparing it to the libraries listed below
Sorting:
- Graphics demos☆110Updated last year
- Example LED blinking project for your FPGA dev board of choice☆178Updated last month
- CoreScore☆157Updated 5 months ago
- A Full Hardware Real-Time Ray-Tracer☆105Updated 2 years ago
- Doom classic port to lightweight RISC‑V☆94Updated 2 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆174Updated last year
- A Video display simulator☆171Updated last month
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆85Updated 3 weeks ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆95Updated last month
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆219Updated last year
- FPGA GPU design for DE1-SoC☆72Updated 3 years ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆107Updated 11 months ago
- A tiny system built on a small QMTECH board☆107Updated 3 months ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆62Updated last week
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆45Updated 2 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 4 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆115Updated last year
- Board definitions for Amaranth HDL☆117Updated 3 months ago
- ☆79Updated last year
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆93Updated last week
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆663Updated this week
- Basic RISC-V CPU implementation in VHDL.☆167Updated 4 years ago
- A Dockerfile with a collections of ready to use open source EDA tools: Yosys, SimbiYosys (with Z3, boolector and Yices2), nextpnr-ice40, …☆44Updated 2 years ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆138Updated 3 months ago
- ☆70Updated 10 months ago
- FPGA display controller with support for VGA, DVI, and HDMI.☆230Updated 5 years ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆98Updated last year
- System on Chip toolkit for Amaranth HDL☆92Updated 9 months ago