daringpatil3134 / SPI_Serial_Peripheral_Interface_Verilog_ModulesLinks
Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device
☆11Updated 10 months ago
Alternatives and similar repositories for SPI_Serial_Peripheral_Interface_Verilog_Modules
Users that are interested in SPI_Serial_Peripheral_Interface_Verilog_Modules are comparing it to the libraries listed below
Sorting:
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆60Updated 2 years ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆19Updated last year
- Architectural design of data router in verilog☆30Updated 5 years ago
- System Verilog using Functional Verification☆12Updated last year
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆24Updated last year
- ☆43Updated 3 years ago
- ☆19Updated last year
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆18Updated last week
- Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog.…☆27Updated 6 years ago
- Synchronous FIFO Testbench☆11Updated 3 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆90Updated last year
- ☆16Updated last year
- UVM Testbench to verify serial transmission of data between SPI master and slave☆48Updated 4 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆62Updated last year
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆11Updated 9 months ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆21Updated 4 years ago
- ☆10Updated 2 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆60Updated last year
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- ☆16Updated last year
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆32Updated 5 years ago
- ☆17Updated last year
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆42Updated last year
- IC Verification & SV Demo☆54Updated 3 years ago
- ☆15Updated last year
- UART design in SV and verification using UVM and SV☆44Updated 5 years ago
- AXI Interconnect☆49Updated 3 years ago
- PCIE 5.0 Graduation project (Verification Team)☆72Updated last year
- Verification IP for APB protocol☆66Updated 4 years ago
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆15Updated last year