daringpatil3134 / SPI_Serial_Peripheral_Interface_Verilog_ModulesLinks
Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device
☆17Updated last year
Alternatives and similar repositories for SPI_Serial_Peripheral_Interface_Verilog_Modules
Users that are interested in SPI_Serial_Peripheral_Interface_Verilog_Modules are comparing it to the libraries listed below
Sorting:
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆69Updated 3 years ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆14Updated last year
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆40Updated last year
- ☆22Updated 2 years ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆19Updated 2 years ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆30Updated 2 months ago
- ☆15Updated 2 years ago
- ☆51Updated 4 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆26Updated 2 years ago
- Synchronous FIFO Testbench☆11Updated 3 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆101Updated 2 years ago
- ☆16Updated last year
- ☆117Updated last year
- Architectural design of data router in verilog☆31Updated 5 years ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆164Updated last year
- ☆14Updated 3 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆101Updated 2 years ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆24Updated last year
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆14Updated 2 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆132Updated 4 years ago
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆25Updated last year
- UVM Testbench to verify serial transmission of data between SPI master and slave☆52Updated 5 years ago
- System Verilog using Functional Verification☆12Updated last year
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Updated 4 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆113Updated 10 months ago
- VIP for AXI Protocol☆158Updated 3 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆92Updated last year
- This repo provide an index of VLSI content creators and their materials☆160Updated last year
- A basic testbench made for educational purposes using SystemVerilog and the Universal Verification Methodology☆111Updated 11 years ago
- # 3.Interview_Questions In my experience, the questions i faced in the interviews and the people surrounded me must have faced a couple o…☆23Updated 4 months ago