dineshannayya / riscduino_dcoreLinks
☆14Updated last year
Alternatives and similar repositories for riscduino_dcore
Users that are interested in riscduino_dcore are comparing it to the libraries listed below
Sorting:
- ☆43Updated 3 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆81Updated 4 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆49Updated 3 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆52Updated 4 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆64Updated last year
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆37Updated 3 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆95Updated last year
- ☆17Updated 2 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆26Updated 4 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆76Updated 5 years ago
- Design Verification Engineer interview preparation guide.☆40Updated 4 months ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆11Updated last year
- SystemVerilog RTL Linter for YoSys☆21Updated last year
- This repository aims to capture the works done in 5-day workshop of Adavance Physical Design using OpenLANE/SkyWater130. The workshop hel…☆22Updated 4 years ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆48Updated this week
- General Purpose AXI Direct Memory Access☆61Updated last year
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆39Updated 4 months ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆67Updated 3 years ago
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆19Updated 4 months ago
- Python Tool for UVM Testbench Generation☆55Updated last year
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 5 years ago
- ☆37Updated 6 months ago
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Updated 8 years ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆34Updated 3 months ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆26Updated 2 years ago
- RTL Design and Verification☆17Updated 4 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆73Updated 4 years ago
- Complete tutorial code.☆22Updated last year
- Structured UVM Course☆52Updated last year
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆47Updated last year