☆15Jul 14, 2024Updated last year
Alternatives and similar repositories for riscduino_dcore
Users that are interested in riscduino_dcore are comparing it to the libraries listed below
Sorting:
- RV64IMAC modelling using System Verilog HDL☆24Aug 10, 2024Updated last year
- Source-Opened RISCV for Crypto☆18Jan 18, 2022Updated 4 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Mar 22, 2023Updated 2 years ago
- Tests for the design flow with Synopsys tools for the implementation of a RISC-V processor.☆26Sep 8, 2024Updated last year
- This is this VLSI designing Project. This Project is created in Cadence Virtuoso. See the PDF for Pre-Post layout results and other detai…☆37Mar 22, 2019Updated 6 years ago
- CVA6 softcore contest☆22Feb 16, 2026Updated 2 weeks ago
- Source code for 'Beginning Arduino' by Michael McRoberts☆10Mar 28, 2017Updated 8 years ago
- ☆40Mar 2, 2023Updated 3 years ago
- risc-v 单周期和流水线cpu设计， 基于miniRV-1指令集，语言verilog☆10Feb 23, 2023Updated 3 years ago
- VHDL design for rotary encoder. Can be used accessed via digital signals or AXI interface.☆13Mar 24, 2017Updated 8 years ago
- ☆17Jul 12, 2024Updated last year
- ☆13Sep 29, 2024Updated last year
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆51Mar 13, 2025Updated 11 months ago
- Examples in the MLX framework☆11Sep 23, 2024Updated last year
- A web app using Vision Transformers for quick and accurate diagnosis of plant diseases, aiding effective treatment and plant health.☆12Jan 28, 2026Updated last month
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 10 months ago
- PyMTL3 wrapper of the Berkeley Hardfloat IP☆10Aug 9, 2023Updated 2 years ago
- The source code that empowers OpenROAD Cloud☆12Jun 29, 2020Updated 5 years ago
- ☆12Dec 11, 2025Updated 2 months ago
- Governance-related CHIPS Alliance documents, guides etc.☆10Feb 20, 2023Updated 3 years ago
- Antelope cryptography library for ECC, RSA and SHA-3☆10Mar 12, 2025Updated 11 months ago
- ☆17Apr 7, 2022Updated 3 years ago
- ☆12Dec 11, 2023Updated 2 years ago
- A min-sum LDPC decoder written in SystemVerilog (IEEE 1800-2012)☆11Jan 8, 2021Updated 5 years ago
- The SSE SIMD-based LDPC decoder described in the article "Efficient GPU and CPU-based LDPC decoders for long codewords" ( http://link.spr…☆11Nov 10, 2014Updated 11 years ago
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 5 years ago
- 5 Stage Pipelined RISC V Processor Design for RV32I Instruction Set☆10Sep 15, 2022Updated 3 years ago
- VGA LCD Core (OpenCores)☆14May 22, 2018Updated 7 years ago
- Our project involves the design of an 8-bit microprocessor data-path including 8-byte dual port memory, ALU and barrel shifter using CMOS…☆14Jan 2, 2021Updated 5 years ago
- Pipelined MIPS architecture created in Verilog. Includes data forwarding and hazard detection.☆16Apr 1, 2018Updated 7 years ago
- Learn how to create your own 32-bit system from scratch.☆14Feb 15, 2022Updated 4 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆14Jul 23, 2020Updated 5 years ago
- ellipsoid method python code☆12Feb 12, 2024Updated 2 years ago
- RV32I[M][A][C][V]Zicntr[_Zicond]_Zicsr_Zihpm[_Zcb][_Zkne][_Xosvm] processor☆16Jan 6, 2026Updated last month
- ☆16Sep 14, 2023Updated 2 years ago
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆25Updated this week
- CORDIC VLSI-IP for deep learning activation functions☆15Jul 13, 2019Updated 6 years ago
- ☆16Apr 8, 2023Updated 2 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 6 years ago