This repository contains the details and the code for the MIPS32 ISA based RISC Processor, which is implemented in 5 stage pipelined configuration.
☆17Apr 26, 2023Updated 2 years ago
Alternatives and similar repositories for 5-Stage-Pipelined-MIPS32-RISC-Processor-Design-on-Verilog
Users that are interested in 5-Stage-Pipelined-MIPS32-RISC-Processor-Design-on-Verilog are comparing it to the libraries listed below
Sorting:
- A vision transformer based framework for classifying executable images as benign or malicious☆10Mar 19, 2024Updated last year
- scraping news articles from Quartz☆10Feb 9, 2021Updated 5 years ago
- Single-cycle MIPS processor in Verilog HDL.☆10May 1, 2020Updated 5 years ago
- 題目練習☆13Sep 29, 2022Updated 3 years ago
- This project give overview of RTL to GDSII of universal shift register using OpenLane and Skywater130 PDK. OpenLane is an automated open-…☆11Jul 19, 2022Updated 3 years ago
- ☆13Apr 1, 2017Updated 8 years ago
- Using Xilinx tools, the Unet architecture will be implemented and optimized for FPGA use. Some convolution-transposed conv sub-parts of t…☆16Feb 25, 2021Updated 5 years ago
- Hardware and Software Co-design implementations☆15Dec 5, 2019Updated 6 years ago
- ☆14Sep 27, 2022Updated 3 years ago
- Training of a ResNet18 model using PyTorch compared to Torchvision ResNet18 model on the same dataset☆18Nov 20, 2022Updated 3 years ago
- ☆29Sep 30, 2025Updated 5 months ago
- ☆19Oct 5, 2024Updated last year
- A classic 5-stage pipeline MIPS 32-bit processor. solve every hazard with stall☆60Jan 28, 2025Updated last year
- 5-stage pipelined 32-bit MIPS microprocessor in Verilog☆139Apr 3, 2020Updated 5 years ago
- ☆18Nov 11, 2025Updated 3 months ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆18Aug 19, 2024Updated last year
- NTHU CS5500 Computer Graphics Course Projects (include Transformation, Lighting, Texture Mapping)☆14Sep 7, 2025Updated 5 months ago
- Implementation of adaptive filters such as BMFLC, FLC, and WFLC in C++ using Arduino☆16Jul 13, 2017Updated 8 years ago
- A demo of running a custom object detection model on Raspberry Pi☆15Sep 14, 2022Updated 3 years ago
- ASIC Verification at 2022 Spring. This course only use SystemVerilog, did not use UVM.☆19Feb 14, 2023Updated 3 years ago
- ai_accelerator_basic_for_student (no solve)☆16Mar 27, 2020Updated 5 years ago
- In this repository, I have shared the codes for designs and testbenches, Elaborated Design and Simulation Output for each block of RISC-V…☆23Aug 28, 2024Updated last year
- Create transcripts of YouTube video in your favorite language. Use it for note-taking, chat with YouTube videos and for training data.☆24Feb 11, 2024Updated 2 years ago
- Music Recommendation System☆13Apr 30, 2023Updated 2 years ago
- A web app that converts Spotify playlists to YouTube playlists.☆17Jul 13, 2023Updated 2 years ago
- FPGA with Xilinx Vitis HLS, Vivado, Vitis, and ZYNQ board. Working with HLS, Matrix Multiplier with HLS☆16Mar 1, 2021Updated 5 years ago
- Detecting plagiarism with a focus on feature engineering☆18Jul 22, 2019Updated 6 years ago
- Implementation of CORDIC Algorithms Using Verilog☆24Apr 26, 2021Updated 4 years ago
- A hardware implementation of a feed-forward Convolutional Neural Network called XNOR-Net which has faster execution due to the replacemen…☆17Sep 16, 2018Updated 7 years ago
- Design Verification Engineer interview preparation guide.☆44Jul 20, 2025Updated 7 months ago
- A Keras code on Binary Neural Networks☆21Dec 5, 2022Updated 3 years ago
- Tests for the design flow with Synopsys tools for the implementation of a RISC-V processor.☆26Sep 8, 2024Updated last year
- ☆22Dec 8, 2024Updated last year
- In this project, we detect forest wildfire from given satellite images using deep learning.☆26May 26, 2019Updated 6 years ago
- Source Code☆27Apr 4, 2024Updated last year
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆35Apr 13, 2024Updated last year
- Text Summary tool - a project which was part of Artificial Intelligence course at BITS Pilani☆21Oct 5, 2017Updated 8 years ago
- This repository aims to capture the works done in 5-day workshop of Adavance Physical Design using OpenLANE/SkyWater130. The workshop hel…☆22Jul 5, 2021Updated 4 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆26Apr 5, 2018Updated 7 years ago