mikeroyal / ARM-Guide

Related projects ⓘ

Alternatives and complementary repositories for ARM-Guide

• mikeroyal / CoWoS-Guide
  Chip on Wafer on Substrate (CoWoS) Guide
  ☆27Updated 2 years ago
• xmpf / awesome-risc-v
  Curated list of awesome resources related with RISC-V
  ☆70Updated 2 years ago
• TM90 / awesome-hwd-tools
  A curated list of awesome open source hardware design tools
  ☆69Updated 9 months ago
• microsoft / cheriot-ibex
  cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.
  ☆78Updated 2 weeks ago
• stnolting / neorv32-riscof
  ✔️Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.
  ☆25Updated this week
• klessydra / T02x
  A multi-threaded microprocessor interleaving as minimum two threads, which is pin-to-pin compatible with pulpino riscy cores
  ☆23Updated 2 months ago
• hdl / awesome
  A curated list of awesome resources for HDL design and verification
  ☆139Updated this week
• brucehoult / rvv_example
  Simple demonstration of using the RISC-V Vector extension
  ☆36Updated 6 months ago
• emanueledelsozzo / awesome-fpga-programming
  An awesome curated list of languages and tools to program FPGAs
  ☆58Updated 2 years ago
• pulp-platform / occamy
  A high-efficiency system-on-chip for floating-point compute workloads.
  ☆16Updated this week
• digital-design-hq / Digital-Resources
  ☆53Updated 3 years ago
• OpenXiangShan / nexus-am
  ☆31Updated this week
• esmil / riscv-linux
  Getting started running RISC-V Linux
  ☆18Updated 3 years ago
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆45Updated this week
• suryakantamangaraj / AwesomeRISC-VResources
  It contains a curated list of awesome RISC-V Resources.
  ☆161Updated 3 years ago
• pulp-platform / tech_cells_generic
  Technology dependent cells instantiated in the design for generic process (simulation, FPGA)
  ☆32Updated 3 weeks ago
• klessydra / T13x
  An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …
  ☆45Updated 2 months ago
• mikeroyal / Verilog-SystemVerilog-Guide
  Verilog/SystemVerilog Guide
  ☆54Updated 10 months ago
• efabless / mpw_precheck
  ☆37Updated last month
• riscv / riscv-profiles
  RISC-V Architecture Profiles
  ☆116Updated 2 weeks ago
• pulp-platform / hero
  Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…
  ☆94Updated last year
• toddmaustin / bringup-bench
  Bringup-Bench is a collection of standalone minimal library and system dependence benchmarks useful for bringing up newly designed CPUs, …
  ☆122Updated 3 weeks ago
• riscv-software-src / riscv-isac
  ☆32Updated last week
• stevehoover / RISC-V_MYTH_Workshop
  Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop
  ☆78Updated 10 months ago
• fukatani / awesome-hdl
  A curated list of awesome HDL, libraries, typical implementation and references.
  ☆35Updated 8 years ago
• ucb-bar / shuttle
  A Rocket-based RISC-V superscalar in-order core
  ☆27Updated 2 weeks ago
• bespoke-silicon-group / bsg_replicant
  BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade
  ☆26Updated this week
• lowRISC / sonata-system
  A full micro-controller system utilizing the CHERIoT Ibex core, part of the Sunburst project funded by UKRI
  ☆29Updated this week
• openhwgroup / cv32e40s
  4 stage, in-order, secure RISC-V core based on the CV32E40P
  ☆130Updated last week
• os-fpga / Raptor
  Raptor end-to-end FPGA Compiler and GUI
  ☆65Updated this week