Alternatives and similar repositories for ARM-Guide

Users that are interested in ARM-Guide are comparing it to the libraries listed below

• mikeroyal / CPP-Guide
  C/C++ Guide
  ☆21Updated 3 years ago
• mikeroyal / Linear-Algebra-Guide
  Linear Algebra Guide
  ☆14Updated 3 years ago
• mikeroyal / Differential-Equations-Guide
  Differential Equations Guide
  ☆13Updated 3 years ago
• mikeroyal / Deep-Learning-Guide
  Deep learning Guide.
  ☆32Updated 3 years ago
• mikeroyal / Virtualization-Emulation-Guide
  Virtualization/Emulation Guide
  ☆50Updated 3 years ago
• xmpf / awesome-risc-v
  Curated list of awesome resources related with RISC-V
  ☆88Updated 2 years ago
• mikeroyal / CoWoS-Guide
  Chip on Wafer on Substrate (CoWoS) Guide
  ☆33Updated 3 years ago
• TM90 / awesome-hwd-tools
  A curated list of awesome open source hardware design tools
  ☆80Updated this week
• mikeroyal / Calculus-Guide
  Calculus Guide
  ☆18Updated 3 years ago
• mikeroyal / Algorithms-and-Data-Structures
  Algorithms & Data Structures Guide
  ☆34Updated 3 years ago
• Vitorian / awesome-mpsoc
  Public resources available for Xilinx MPSOC+ and SDSOC hardware
  ☆18Updated 8 years ago
• emanueledelsozzo / awesome-fpga-programming
  An awesome curated list of languages and tools to program FPGAs
  ☆63Updated 3 years ago
• mikeroyal / GPU-Guide
  Graphics Processing Unit (GPU) Architecture Guide
  ☆217Updated 3 years ago
• nvdla / simple_cpu
  NVDLA modifications for GreenSocs models/simple_cpu (https://git.greensocs.com/models/simple_cpu)
  ☆20Updated 6 years ago
• stnolting / neorv32-riscof
  ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.
  ☆34Updated this week
• tenstorrent / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆11Updated 5 months ago
• klessydra / T13x
  An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …
  ☆46Updated 10 months ago
• Michael137 / microrev
  Reverse Engineering Micro-architectural Features
  ☆11Updated 4 years ago
• mikeroyal / Vulkan-Guide
  Vulkan Guide
  ☆28Updated 3 years ago
• mikeroyal / FPGA-Guide
  FPGA Guide
  ☆13Updated 3 years ago
• mikeroyal / OpenCL-Guide
  OpenCL Guide
  ☆18Updated 3 years ago
• OFS / ofs-agx7-pcie-attach
  ☆14Updated 4 months ago
• TinyTapeout / tt-gds-action
  Tiny Tapeout GDS Action (using OpenLane)
  ☆12Updated 3 weeks ago
• brucehoult / rvv_example
  Simple demonstration of using the RISC-V Vector extension
  ☆44Updated last year
• klessydra / T02x
  A multi-threaded microprocessor interleaving as minimum two threads, which is pin-to-pin compatible with pulpino riscy cores
  ☆23Updated 10 months ago
• pulp-platform / hero
  Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…
  ☆105Updated last year
• Fedex100 / awesome-compilers
  ☆15Updated 8 years ago
• ucb-bar / shuttle
  A Rocket-based RISC-V superscalar in-order core
  ☆34Updated last month
• arm-university / Modern-System-on-Chip-Design-on-Arm
  A textbook on system on chip design using Arm Cortex-A
  ☆32Updated 2 weeks ago
• TinyTapeout / tinytapeout-06
  Tiny Tapeout 06
  ☆13Updated last month