SystemVerilog for ASIC/FPGA Design & Simulation, with Synopsys Tool Flow
☆59Feb 27, 2026Updated 8 months ago
Alternatives and similar repositories for systemverilog
Users that are interested in systemverilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Tests for the design flow with Synopsys tools for the implementation of a RISC-V processor.☆28Sep 8, 2024Updated 2 years ago
- things about Verilog hardware description language☆18Sep 18, 2018Updated 8 years ago
- ☆13Updated this week
- Synopsys Design compiler, VCS and Tetra-MAX☆19May 29, 2018Updated 8 years ago
- SystemVerilog examples for a digital design course☆14Mar 30, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆13Oct 23, 2022Updated 4 years ago
- Tools for FPGA Assurance Flows☆14Sep 25, 2026Updated last month
- All the project files related to the development of an Arduino based autonomous mobile robot for UOM's EN2532 - Robot Design and Competit…☆11May 11, 2022Updated 4 years ago
- Fault Injection Automatic Test Equipment☆18Nov 22, 2021Updated 4 years ago
- 24bit CPU with integrated GPU made in Logisim☆15Mar 3, 2026Updated 8 months ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆19Jan 25, 2022Updated 4 years ago
- SystemVerilog extension for Visual Studio Code☆14Dec 18, 2018Updated 7 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.☆33Feb 11, 2024Updated 2 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆70Mar 15, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- AWGN signal generator IP for FPGA implemented by Verilog HDL with Fmax up to 320MHz on Xilinx Virtex Ultra-Scale FPGA.☆16Sep 20, 2020Updated 6 years ago
- ☆29Updated this week
- Implements a simple UVM based testbench for a simple memory DUT.☆12Oct 26, 2019Updated 7 years ago
- Interface Xilinx XDMA PCIe with DDR3 using MIG-IP on Artix-7 FPGA using Nitefury dev board☆19Apr 13, 2022Updated 4 years ago
- Computer Vision and Image Processing algorithms implemented using OpenCV, NumPy and MatPlotLib, for UOM's EN2550 Fundamentals of Image P…☆28Nov 11, 2021Updated 4 years ago
- Contains the ROS driver and firmware for the WGE100 camera used on the PR2 robot.☆16Mar 5, 2023Updated 3 years ago
- EasierUVM from Doulos now written in Python for easier UVM with framework and template generator☆14Sep 28, 2022Updated 4 years ago
- This is a tutorial on standard digital design flow☆86May 24, 2021Updated 5 years ago
- ☆14Jun 29, 2026Updated 4 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Designing means to communicate as an SPI master, being a part of AXI interface☆21Sep 14, 2023Updated 3 years ago
- 100G Udp Link For axi Stream☆17Jun 27, 2023Updated 3 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆28Oct 8, 2018Updated 8 years ago
- Quick Example how to generate an custom AXI4 IP with AXI4-Full interface (burst) for the Zynq (ZedBoard)☆47Jun 7, 2017Updated 9 years ago
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆16Jul 31, 2024Updated 2 years ago
- Implementation of Peter Shirley's Ray Tracing In One Weekend book using Vulkan and NVIDIA's RTX extension.☆13Nov 24, 2023Updated 2 years ago
- SystemVerilog Design Patterns☆26Mar 11, 2015Updated 11 years ago
- This repository contains the implementation of AXI4-Lite interface protocol on system verilog for FPGA/ASIC communication. Modular codeba…☆32May 4, 2024Updated 2 years ago
- Tapeouts done using OpenFASOC☆22Nov 3, 2025Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jul 1, 2026Updated 4 months ago
- ☆11Updated this week
- General Purpose AXI Direct Memory Access☆83May 12, 2024Updated 2 years ago
- A bare metal programming guide on STM32 microcontroller☆10Dec 6, 2022Updated 3 years ago
- BaseJump Open-Source Hardware Accelerator Packages and Sockets☆12Jul 7, 2025Updated last year
- This repository is the GF180MCU port of Caravel. For more information about Caravel, see the original repo at https://github.com/efables…☆12Dec 6, 2023Updated 2 years ago
- Compressed Sensing signal decoding with DNN oracle on STM32☆16Apr 5, 2021Updated 5 years ago