SkillSurf / systemverilog
SystemVerilog for ASIC/FPGA Design & Simulation, with Synopsys Tool Flow
☆33Updated 8 months ago
Alternatives and similar repositories for systemverilog:
Users that are interested in systemverilog are comparing it to the libraries listed below
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆40Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆62Updated 2 months ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆54Updated 2 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆71Updated last year
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆37Updated 3 years ago
- Introductory course into static timing analysis (STA).☆83Updated 3 months ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆57Updated 3 months ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆39Updated last year
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆64Updated 4 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆38Updated 7 months ago
- ☆40Updated 2 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆57Updated last year
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆13Updated last year
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆51Updated this week
- Xilinx AXI VIP example of use☆33Updated 3 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- Various RTL design blocks along with verification testbenches with SVAs. Designed using SystemVerilog☆24Updated 2 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 4 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆24Updated 3 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆37Updated 3 years ago
- ☆17Updated 2 years ago
- Python Tool for UVM Testbench Generation☆50Updated 9 months ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆55Updated 10 months ago
- General Purpose AXI Direct Memory Access☆48Updated 9 months ago
- Complete tutorial code.☆16Updated 9 months ago
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆21Updated 2 years ago
- This repo contain the PY-UVM Framework for different RISC-V Cores☆31Updated last year
- This repo is created to include illustrative examples on object oriented design pattern in SV☆55Updated last year
- To develop Arm Cortex-M0 based SoCs, from creating high-level functional specifications to design, implementation and testing on FPGA pla…☆24Updated 4 years ago
- A simple DDR3 memory controller☆54Updated 2 years ago