SystemVerilog for ASIC/FPGA Design & Simulation, with Synopsys Tool Flow
☆56Feb 27, 2026Updated 4 months ago
Alternatives and similar repositories for systemverilog
Users that are interested in systemverilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Tests for the design flow with Synopsys tools for the implementation of a RISC-V processor.☆28Sep 8, 2024Updated last year
- SystemVerilog extension for Visual Studio Code☆14Dec 18, 2018Updated 7 years ago
- things about Verilog hardware description language☆18Sep 18, 2018Updated 7 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.☆29Feb 11, 2024Updated 2 years ago
- Interface Xilinx XDMA PCIe with DDR3 using MIG-IP on Artix-7 FPGA using Nitefury dev board☆18Apr 13, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Some useful documents of Synopsys☆109Nov 5, 2021Updated 4 years ago
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆15Jul 31, 2024Updated last year
- SystemVerilog Design Patterns☆26Mar 11, 2015Updated 11 years ago
- A public repository discussing the PULP (Parallel Ultra Low Power) platform for open-source RISC-V processors and associated software.☆31Nov 18, 2025Updated 7 months ago
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆21May 24, 2023Updated 3 years ago
- Synopsys Verdi applet that presents a view of the source code running on a RISC-V processor with a simulation waveform.☆33Feb 6, 2020Updated 6 years ago
- Compressed Sensing signal decoding with DNN oracle on STM32☆16Apr 5, 2021Updated 5 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Feb 17, 2026Updated 4 months ago
- Fault Injection Automatic Test Equipment☆15Nov 22, 2021Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Implementation of a RISC-V CPU in Verilog.☆17Jun 27, 2026Updated last week
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆30Aug 15, 2025Updated 10 months ago
- ARM Guide☆51Jan 4, 2024Updated 2 years ago
- Modular Verilog PCIexpress Interface Components with complete MyHDL Testbench for FPGA deployment☆14Sep 17, 2019Updated 6 years ago
- Catalyst N1 — Open source neuromorphic processor (Loihi 1 parity). 128 cores, 131K neurons, 14-opcode learning ISA, FPGA-validated on AWS…☆36Jun 2, 2026Updated last month
- This repository contains all the information included in the beginner SoC/physical design using open-source EDA tools organized by VLSI S…☆14Mar 7, 2021Updated 5 years ago
- We made ISAC radar using Zedboard and AD9361, by receiving the transmitted chirp signals, calculating the autocorrelation and FFT to get …☆24Jan 11, 2025Updated last year
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 6 years ago
- An FPGA design for simulating biological neurons☆19Jul 5, 2024Updated 2 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- 👾 Complete Quartus Project for FPGA-based-3D-renderer☆18Jul 13, 2021Updated 4 years ago
- ROS for the Waveshare Alphabot 2 based on Ubiquity Robotics ROS for Raspberry Pi image.☆21May 23, 2023Updated 3 years ago
- This is a tutorial on standard digital design flow☆85May 24, 2021Updated 5 years ago
- usb-device implementation for Synopsys USB OTG IP cores☆53Oct 10, 2025Updated 8 months ago
- Black Duck Detect plugin for Jenkins☆12Jun 26, 2026Updated last week
- 9-bit SAR in skywater 130 nm☆17Jan 15, 2025Updated last year
- Generate SystemVerilog/UVM block level testbench setup with python script☆11Oct 3, 2017Updated 8 years ago
- Book repository "Analysis and Design of Elementary MOS Amplifier Stages"☆389Dec 22, 2025Updated 6 months ago
- Python script to transform a VCD file to wavedrom format☆85Aug 18, 2022Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- The development tree for OpenOCD for the Synopsys DesignWare ARC processor family☆16May 25, 2026Updated last month
- UVM Python Verification Agents Library☆15Mar 18, 2021Updated 5 years ago
- Microchip IEC/UL 60730 Class B Functional Safety Libraries - PIC32☆13Jan 4, 2016Updated 10 years ago
- Huawei E3372h source code from http://consumer.huawei.com/en/support/downloads/detail/index.htm?id=56443☆11Nov 3, 2015Updated 10 years ago
- wafer.space GF180MCU Run 1☆35Apr 27, 2026Updated 2 months ago
- EE4415 Project : AES Verilog☆10Apr 25, 2019Updated 7 years ago
- ☆21Oct 5, 2024Updated last year