SystemVerilog for ASIC/FPGA Design & Simulation, with Synopsys Tool Flow
☆54Feb 27, 2026Updated last month
Alternatives and similar repositories for systemverilog
Users that are interested in systemverilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Tests for the design flow with Synopsys tools for the implementation of a RISC-V processor.☆27Sep 8, 2024Updated last year
- Synopsys Design compiler, VCS and Tetra-MAX☆19May 29, 2018Updated 7 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Jan 6, 2023Updated 3 years ago
- SystemVerilog extension for Visual Studio Code☆14Dec 18, 2018Updated 7 years ago
- things about Verilog hardware description language☆18Sep 18, 2018Updated 7 years ago
- NordVPN Threat Protection Pro™ • AdTake your cybersecurity to the next level. Block phishing, malware, trackers, and ads. Lightweight app that works with all browsers.
- All the project files related to the development of an Arduino based autonomous mobile robot for UOM's EN2532 - Robot Design and Competit…☆11May 11, 2022Updated 3 years ago
- Interface Xilinx XDMA PCIe with DDR3 using MIG-IP on Artix-7 FPGA using Nitefury dev board☆18Apr 13, 2022Updated 4 years ago
- Some useful documents of Synopsys☆100Nov 5, 2021Updated 4 years ago
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆14Jul 31, 2024Updated last year
- SystemVerilog Design Patterns☆26Mar 11, 2015Updated 11 years ago
- SystemVerilog Logger☆19Apr 6, 2026Updated last week
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆22May 24, 2023Updated 2 years ago
- Synopsys Verdi applet that presents a view of the source code running on a RISC-V processor with a simulation waveform.☆33Feb 6, 2020Updated 6 years ago
- Compressed Sensing signal decoding with DNN oracle on STM32☆16Apr 5, 2021Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Feb 17, 2026Updated last month
- Fault Injection Automatic Test Equipment☆15Nov 22, 2021Updated 4 years ago
- Implementation of a RISC-V CPU in Verilog.☆17Mar 2, 2025Updated last year
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆28Aug 15, 2025Updated 7 months ago
- Catalyst N1 — Open source neuromorphic processor (Loihi 1 parity). 128 cores, 131K neurons, 14-opcode learning ISA, FPGA-validated on AWS…☆25Mar 15, 2026Updated 3 weeks ago
- ARM Guide☆50Jan 4, 2024Updated 2 years ago
- We made ISAC radar using Zedboard and AD9361, by receiving the transmitted chirp signals, calculating the autocorrelation and FFT to get …☆21Jan 11, 2025Updated last year
- EasierUVM from Doulos now written in Python for easier UVM with framework and template generator☆13Sep 28, 2022Updated 3 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 6 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- An FPGA design for simulating biological neurons☆17Jul 5, 2024Updated last year
- ROS for the Waveshare Alphabot 2 based on Ubiquity Robotics ROS for Raspberry Pi image.☆20May 23, 2023Updated 2 years ago
- [ICLR 2026] Learning to Parallel: Accelerating Diffusion Large Language Models via Learnable Parallel Decoding☆31Jan 27, 2026Updated 2 months ago
- This is a tutorial on standard digital design flow☆85May 24, 2021Updated 4 years ago
- usb-device implementation for Synopsys USB OTG IP cores☆51Oct 10, 2025Updated 6 months ago
- Black Duck Detect plugin for Jenkins☆12Nov 25, 2025Updated 4 months ago
- The development tree for OpenOCD for the Synopsys DesignWare ARC processor family☆15Mar 23, 2026Updated 3 weeks ago
- Generate SystemVerilog/UVM block level testbench setup with python script☆11Oct 3, 2017Updated 8 years ago
- Book repository "Analysis and Design of Elementary MOS Amplifier Stages"☆378Dec 22, 2025Updated 3 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Python script to transform a VCD file to wavedrom format☆84Aug 18, 2022Updated 3 years ago
- A simplified cache simulator for instructional purposes☆15Dec 30, 2020Updated 5 years ago
- Support code for DVCon 2021 paper submission☆12Mar 1, 2021Updated 5 years ago
- A dedicated graphical processor for ray tracing☆22Jun 7, 2021Updated 4 years ago
- USB Flashing Format (UF2) for your build.zig☆16Jul 23, 2024Updated last year
- UVM Python Verification Agents Library☆15Mar 18, 2021Updated 5 years ago
- EE4415 Project : AES Verilog☆10Apr 25, 2019Updated 6 years ago