SkillSurf / systemverilogLinks
SystemVerilog for ASIC/FPGA Design & Simulation, with Synopsys Tool Flow
☆52Updated 10 months ago
Alternatives and similar repositories for systemverilog
Users that are interested in systemverilog are comparing it to the libraries listed below
Sorting:
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆51Updated 4 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆164Updated 2 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆103Updated last year
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆74Updated 3 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆67Updated last year
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆108Updated 2 years ago
- Introductory course into static timing analysis (STA).☆99Updated 7 months ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆79Updated 5 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆82Updated 4 years ago
- Python Tool for UVM Testbench Generation☆55Updated last year
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆176Updated 2 years ago
- General Purpose AXI Direct Memory Access☆62Updated last year
- Physical Design Flow from RTL to GDS using Opensource tools.☆120Updated 5 years ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆66Updated last year
- Curriculum for a university course to teach chip design using open source EDA tools☆133Updated 2 years ago
- ☆175Updated 3 years ago
- Structured UVM Course☆58Updated 2 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆56Updated 4 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆83Updated 3 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆82Updated 2 years ago
- ☆41Updated 3 years ago
- Static Timing Analysis Full Course☆63Updated 3 years ago
- ☆47Updated last year
- Basic RISC-V Test SoC☆170Updated 6 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆48Updated 2 years ago
- Implementing Different Adder Structures in Verilog☆74Updated 6 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆39Updated 3 years ago
- A simple DDR3 memory controller☆61Updated 3 years ago
- SystemVerilog Tutorial☆191Updated 2 months ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆17Updated 3 years ago