SystemVerilog for ASIC/FPGA Design & Simulation, with Synopsys Tool Flow
☆52Feb 27, 2026Updated this week
Alternatives and similar repositories for systemverilog
Users that are interested in systemverilog are comparing it to the libraries listed below
Sorting:
- Tests for the design flow with Synopsys tools for the implementation of a RISC-V processor.☆26Sep 8, 2024Updated last year
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Feb 17, 2026Updated 2 weeks ago
- Synopsys Design compiler, VCS and Tetra-MAX☆19May 29, 2018Updated 7 years ago
- All the project files related to the development of an Arduino based autonomous mobile robot for UOM's EN2532 - Robot Design and Competit…☆11May 11, 2022Updated 3 years ago
- We made ISAC radar using Zedboard and AD9361, by receiving the transmitted chirp signals, calculating the autocorrelation and FFT to get …☆19Jan 11, 2025Updated last year
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Jan 6, 2023Updated 3 years ago
- GSI Timing Gateware and Tools☆14Updated this week
- SystemVerilog extension for Visual Studio Code☆13Dec 18, 2018Updated 7 years ago
- Tutorial on how to use the AXI ACP on the UltraZed-EG IOCC☆11Jun 13, 2018Updated 7 years ago
- Generates simple AXI4-lite IP for use in Vivado from register specifications☆15Apr 11, 2025Updated 10 months ago
- C++ library for AXI DMA with direct and scatter-gather support☆13Feb 22, 2022Updated 4 years ago
- 利用ZYNQ7020实现SAR数据采集系统，其中包含硬件设计代码、上位机、测试程序。☆14Feb 27, 2025Updated last year
- A collection of Opal Kelly provided design resources☆17Nov 7, 2025Updated 3 months ago
- Interface Xilinx XDMA PCIe with DDR3 using MIG-IP on Artix-7 FPGA using Nitefury dev board☆18Apr 13, 2022Updated 3 years ago
- mysoltrk - a solar tracker, reinvented☆14Aug 22, 2023Updated 2 years ago
- OscillatorIMP ecosystem FPGA IP sources☆27Feb 22, 2026Updated last week
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆40Feb 24, 2025Updated last year
- USB Flashing Format (UF2) for your build.zig☆16Jul 23, 2024Updated last year
- SystemVerilog Logger☆19Sep 30, 2025Updated 5 months ago
- things about Verilog hardware description language☆17Sep 18, 2018Updated 7 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Jan 25, 2022Updated 4 years ago
- Hardware Description Language Translator☆18Updated this week
- general-cores☆21Jul 16, 2025Updated 7 months ago
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆22May 24, 2023Updated 2 years ago
- Multi-threaded 32-bit embedded core family.☆24Jul 9, 2012Updated 13 years ago
- Quick Example how to generate an custom AXI4 IP with AXI4-Full interface (burst) for the Zynq (ZedBoard)☆45Jun 7, 2017Updated 8 years ago
- VHDL functional blocks with their simulations and test sequences☆20Updated this week
- Open FPGA Modules☆24Oct 8, 2024Updated last year
- Some useful documents of Synopsys☆96Nov 5, 2021Updated 4 years ago
- zynqmp_cam_isp_demo linux软件项目☆22Dec 18, 2022Updated 3 years ago
- 基于ALINX-AX7020平台的Linux驱动开发学习。☆53Mar 27, 2020Updated 5 years ago
- Build an open source, extremely simple DMA.☆23Feb 17, 2019Updated 7 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.☆25Feb 11, 2024Updated 2 years ago
- ROS for the Waveshare Alphabot 2 based on Ubiquity Robotics ROS for Raspberry Pi image.☆21May 23, 2023Updated 2 years ago
- SystemVerilog Design Patterns☆26Mar 11, 2015Updated 10 years ago
- A public repository discussing the PULP (Parallel Ultra Low Power) platform for open-source RISC-V processors and associated software.☆29Nov 18, 2025Updated 3 months ago
- General Purpose AXI Direct Memory Access☆62May 12, 2024Updated last year
- Educational Design Kit for Synopsys Tools with a set of Characterized Standard Cell Library☆36Jan 18, 2022Updated 4 years ago
- ☆44Updated this week