☆14Jul 5, 2019Updated 6 years ago
Alternatives and similar repositories for apb_uart_sv
Users that are interested in apb_uart_sv are comparing it to the libraries listed below
Sorting:
- AXI4 with a FIFO integrated with VIP☆22Feb 29, 2024Updated 2 years ago
- ☆48Nov 3, 2023Updated 2 years ago
- ☆23Oct 8, 2019Updated 6 years ago
- AHB to APB Bridge VIP☆30Mar 4, 2019Updated 7 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆12Jul 28, 2021Updated 4 years ago
- UART 16550 core☆39Jul 17, 2014Updated 11 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆17Sep 2, 2023Updated 2 years ago
- VeriPy is a python based Verilog/Systemverilog automation tool. It automates ports/wire/reg/logic declarations, sub-module Instantiation,…☆34Feb 11, 2026Updated last month
- RISC-V soft-core PEs for TaPaSCo☆23Jan 30, 2026Updated last month
- APB to I2C☆43Jul 17, 2014Updated 11 years ago
- APB Timer Unit☆13Oct 30, 2025Updated 4 months ago
- ☆21Dec 9, 2018Updated 7 years ago
- ☆20Nov 18, 2022Updated 3 years ago
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 5 years ago
- This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL☆20Feb 23, 2020Updated 6 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 6 years ago
- RISC-V Core Local Interrupt Controller (CLINT)☆30Mar 10, 2026Updated last week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆18Feb 25, 2026Updated 3 weeks ago
- APB Logic☆24Feb 24, 2026Updated 3 weeks ago
- Linrad - SDR receiver☆15Nov 22, 2025Updated 3 months ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- Verification IP for Watchdog☆12Apr 6, 2021Updated 4 years ago
- ☆11Mar 12, 2024Updated 2 years ago
- ☆14Jun 7, 2021Updated 4 years ago
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆21Jul 7, 2024Updated last year
- Repository for holding all CCSDS MO Training documentation, examples, tutorials and issue lists☆14Jul 30, 2019Updated 6 years ago
- ☆19Oct 7, 2025Updated 5 months ago
- SPI Master Core clone from OpenCores☆12Oct 4, 2013Updated 12 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆135Nov 29, 2017Updated 8 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆19Sep 14, 2023Updated 2 years ago
- ☆46Mar 13, 2026Updated last week
- The Repository contains the code of various Digital Circuits☆12Aug 7, 2023Updated 2 years ago
- VCD Parser for Node.js☆11Jan 7, 2023Updated 3 years ago
- Input / Output Physical Memory Protection Unit for RISC-V☆15Jul 20, 2023Updated 2 years ago
- APB VIP (UVM)☆18Sep 6, 2018Updated 7 years ago
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆17Oct 6, 2024Updated last year
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆72Dec 11, 2023Updated 2 years ago
- Synchronous FIFO Testbench☆11Apr 17, 2022Updated 3 years ago
- Typhoon GPU on FPGA☆12Aug 22, 2019Updated 6 years ago