kazkojima / pdmmic-exampleLinks
A simple PDM microphone interface on FPGA
☆12Updated 3 years ago
Alternatives and similar repositories for pdmmic-example
Users that are interested in pdmmic-example are comparing it to the libraries listed below
Sorting:
- A tiny example of PCM to PDM pipeline on FPGA☆21Updated 3 years ago
- Verilog Repository for GIT☆33Updated 4 years ago
- MMC (and derivative standards) host controller☆24Updated 4 years ago
- USB1.1 Host Controller + PHY☆14Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆18Updated 2 years ago
- USB Full Speed PHY☆45Updated 5 years ago
- USB serial device (CDC-ACM)☆40Updated 5 years ago
- IP Cores that can be used within Vivado☆26Updated 4 years ago
- Xilinx Virtual Cable server written in python connecting Xilinx with different JTAG adapters☆11Updated 11 years ago
- SPI-Flash XIP Interface (Verilog)☆41Updated 3 years ago
- Sata 2 Host Controller for FPGA implementation☆18Updated 7 years ago
- USB 2.0 Device IP Core☆68Updated 7 years ago
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- ☆30Updated 8 years ago
- USB 1.1 Host and Function IP core☆23Updated 11 years ago
- PulseRain FP51 MCU, with peripherals☆15Updated 7 years ago
- SDIO Device Verilog Core☆22Updated 7 years ago
- Universal Advanced JTAG Debug Interface☆17Updated last year
- Verilog IP Cores & Tests☆13Updated 7 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆80Updated last year
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- Harmon Instruments FIFO to PCI Express interface☆11Updated 4 years ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆20Updated 6 months ago
- Wishbone to AXI bridge (VHDL)☆42Updated 5 years ago
- A CIC filter implemented in Verilog☆22Updated 9 years ago
- ULPI Link Wrapper (USB Phy Interface)☆28Updated 5 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- SDRAM controller for MIPSfpga+ system☆23Updated 4 years ago
- Verilog I2C Slave☆23Updated 11 years ago