kazkojima / pdmmic-exampleLinks
A simple PDM microphone interface on FPGA
☆12Updated 3 years ago
Alternatives and similar repositories for pdmmic-example
Users that are interested in pdmmic-example are comparing it to the libraries listed below
Sorting:
- A tiny example of PCM to PDM pipeline on FPGA☆22Updated 3 years ago
- USB 1.1 Host and Function IP core☆23Updated 11 years ago
- USB Full Speed PHY☆45Updated 5 years ago
- USB1.1 Host Controller + PHY☆14Updated 4 years ago
- Verilog Repository for GIT☆33Updated 4 years ago
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆18Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- USB 2.0 Device IP Core☆68Updated 7 years ago
- MMC (and derivative standards) host controller☆24Updated 4 years ago
- SPI-Flash XIP Interface (Verilog)☆43Updated 3 years ago
- ULPI Link Wrapper (USB Phy Interface)☆29Updated 5 years ago
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- USB serial device (CDC-ACM)☆40Updated 5 years ago
- Sata 2 Host Controller for FPGA implementation☆18Updated 7 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆77Updated 2 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆72Updated 3 years ago
- SDIO Device Verilog Core☆22Updated 7 years ago
- Verilog I2C Slave☆23Updated 11 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆80Updated last year
- ☆30Updated 8 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- AHB-Lite Quad I/O SPI Flash memory controller with direct mapped cache and support for XiP☆13Updated last year
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆20Updated 6 months ago
- IP Cores that can be used within Vivado☆26Updated 4 years ago
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- TCP/IP controlled VPI JTAG Interface.☆67Updated 7 months ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆29Updated 6 months ago
- Audio controller (I2S, SPDIF, DAC)☆88Updated 5 years ago