kazkojima / pdmmic-example
A simple PDM microphone interface on FPGA
☆11Updated 3 years ago
Alternatives and similar repositories for pdmmic-example:
Users that are interested in pdmmic-example are comparing it to the libraries listed below
- A tiny example of PCM to PDM pipeline on FPGA☆19Updated 3 years ago
- ULPI Link Wrapper (USB Phy Interface)☆25Updated 4 years ago
- Xilinx IP repository☆13Updated 6 years ago
- Ethernet MAC 10/100 Mbps☆26Updated 3 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago
- Verilog Repository for GIT☆32Updated 3 years ago
- MMC (and derivative standards) host controller☆23Updated 4 years ago
- PulseRain FP51 MCU, with peripherals☆14Updated 7 years ago
- High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.☆28Updated 8 years ago
- SPI-Flash XIP Interface (Verilog)☆36Updated 3 years ago
- USB1.1 Host Controller + PHY☆13Updated 3 years ago
- Harmon Instruments FIFO to PCI Express interface☆11Updated 4 years ago
- SDIO Device Verilog Core☆22Updated 6 years ago
- USB Full Speed PHY☆42Updated 4 years ago
- PCI bridge☆18Updated 10 years ago
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆16Updated last year
- USB serial device (CDC-ACM)☆38Updated 4 years ago
- Wishbone interconnect utilities☆39Updated last month
- USB 1.1 Host and Function IP core☆21Updated 10 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆42Updated 4 years ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆14Updated 3 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆29Updated last year
- Verilog IP Cores & Tests☆13Updated 6 years ago
- Projects using the Sipeed Tang Primer FPGA development board☆14Updated 4 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆25Updated last month
- Drive a Wishbone master bus with an SPI bus.☆10Updated 3 months ago
- IP Cores that can be used within Vivado☆25Updated 3 years ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆19Updated 3 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆18Updated 2 years ago
- ☆29Updated 8 years ago