sifive / berkeley-hardfloat-chisel3
Hardfloat using chisel3
☆17Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for berkeley-hardfloat-chisel3
- Floating point modules for CHISEL☆28Updated 10 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- ☆15Updated 3 years ago
- Custom extensions to the RISC-V isa simulator for the UCB-BAR ESP project☆17Updated last year
- ☆42Updated 3 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆70Updated last year
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆52Updated 4 years ago
- This repo includes XiangShan's function units☆15Updated 2 weeks ago
- Repo for all activity related to the ODSA Bunch of Wires Specification☆24Updated 9 months ago
- For contributions of Chisel IP to the chisel community.☆56Updated 2 weeks ago
- Useful utilities for BAR projects☆30Updated 10 months ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆19Updated this week
- A vector processor implemented in Chisel☆21Updated 10 years ago
- A polyhedral compiler for hardware accelerators☆56Updated 3 months ago
- sram/rram/mram.. compiler☆29Updated last year
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆85Updated last year
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆49Updated 4 years ago
- Basic floating-point components for RISC-V processors☆64Updated 4 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆39Updated last year
- ☆75Updated 2 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆26Updated 5 years ago
- A fault-injection framework using Chisel and FIRRTL☆34Updated last year
- ☆76Updated 8 months ago
- Chisel components for FPGA projects☆119Updated last year
- A scala based simulator for circuits described by a LoFirrtl file☆47Updated last year
- A Rocket-based RISC-V superscalar in-order core☆28Updated 3 weeks ago
- EDA wiki☆50Updated last year