freecores / reed_solomon_decoderLinks
Reed Solomon Decoder (204,188)
☆12Updated 10 years ago
Alternatives and similar repositories for reed_solomon_decoder
Users that are interested in reed_solomon_decoder are comparing it to the libraries listed below
Sorting:
- Generic AXI to AHB bridge☆17Updated 10 years ago
- Various low power labs using sky130☆12Updated 3 years ago
- AHB DMA 32 / 64 bits☆55Updated 10 years ago
- Asynchronous fifo in verilog☆35Updated 9 years ago
- ☆21Updated 5 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆43Updated last year
- AXI Interconnect☆49Updated 3 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆55Updated last year
- DDR3 SDRAM controller☆18Updated 10 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 10 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 5 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆45Updated 9 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆25Updated 3 years ago
- Python Tool for UVM Testbench Generation☆52Updated last year
- Implementation of the PCIe physical layer☆40Updated 3 weeks ago
- Generic AXI to APB bridge☆12Updated 10 years ago
- SoC Based on ARM Cortex-M3☆32Updated 2 weeks ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆21Updated 4 years ago
- Generic FIFO implementation with optional FWFT☆57Updated 5 years ago
- ☆18Updated 8 years ago
- This is the repository for the IEEE version of the book☆64Updated 4 years ago
- ☆36Updated 9 years ago
- System Verilog using Functional Verification☆12Updated last year
- Ethernet 10GE MAC☆45Updated 10 years ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year