☆18Jun 5, 2018Updated 7 years ago
Alternatives and similar repositories for AX7103
Users that are interested in AX7103 are comparing it to the libraries listed below
Sorting:
- Reed Solomon Decoder (204,188)☆12Jul 17, 2014Updated 11 years ago
- ☆16Oct 30, 2018Updated 7 years ago
- sounds ud idk☆18Jun 29, 2024Updated last year
- Demo for Melexis MLX90640 sensor using mikromedia 7 for STM32F7☆19Dec 9, 2021Updated 4 years ago
- verilog modules☆15May 4, 2020Updated 5 years ago
- ☆22Aug 21, 2024Updated last year
- A minimal makefile build environment for Xilinx FPGAs☆22Aug 23, 2021Updated 4 years ago
- Reed Solomon Encoder and Decoder Digital IP☆21Jun 14, 2020Updated 5 years ago
- ☆12May 21, 2024Updated last year
- Original project from https://github.com/dom0ng/pcileech-cardreader?tab=readme-ov-file, I only on the perfect make its can be used direct…☆27Sep 27, 2024Updated last year
- rtl8852ae bar controller pcileech☆28Nov 2, 2024Updated last year
- Verilog re-implementation of the famous CAPCOM arcade game☆29Jan 25, 2019Updated 7 years ago
- AX301☆30May 31, 2018Updated 7 years ago
- PCILeech firmware, masquerading as a legal Ralink RT5392 device☆32Sep 19, 2025Updated 5 months ago
- Python script for converting mmiotrace logs to a functional BAR controller for PCILeech☆28Jul 15, 2025Updated 7 months ago
- ☆10Oct 23, 2016Updated 9 years ago
- ☆11Oct 10, 2018Updated 7 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- OLIMEX's WEEKEND PROGRAMMING CHALLENGE☆33Feb 16, 2021Updated 5 years ago
- ☆11Apr 3, 2017Updated 8 years ago
- ☆10Jun 26, 2025Updated 8 months ago
- Verilog RTL Design☆46Sep 4, 2021Updated 4 years ago
- Main repo of the OOP class☆11Oct 16, 2017Updated 8 years ago
- A tool for modeling FSMs by VHDL or Verilog☆11Updated this week
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- Java DNS Post Exploitation Tool☆11Jul 21, 2024Updated last year
- Sargon Chess for CP/M☆11May 12, 2021Updated 4 years ago
- Code and Results for Master Thesis Project on Fixed-point Quantization of Convolutional Neural Networks for Quantized Inference on Embedd…☆12Feb 7, 2021Updated 5 years ago
- This repository provides a method to dynamically change the clock output frequency, phase shift, and duty cycle of the mixed-mode clock m…☆14Nov 4, 2020Updated 5 years ago
- An HDL design for sending data over Ethernet☆49Sep 13, 2025Updated 5 months ago
- ☆47Aug 17, 2018Updated 7 years ago
- Dual-core 16-bit RISC processor☆12Jul 21, 2024Updated last year
- ☆12Apr 26, 2025Updated 10 months ago
- FPGA 百兆以太网☆12Feb 23, 2019Updated 7 years ago
- ☆11Jun 25, 2024Updated last year
- ☆11Mar 26, 2020Updated 5 years ago
- A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure☆17Nov 19, 2019Updated 6 years ago
- Xilinx CPLD replacement for the Commodore Amiga Amber custom chip☆14Oct 31, 2025Updated 4 months ago
- Wrapping library and driver utilities for YMF825 from C#☆14Feb 19, 2019Updated 7 years ago