scratchip is a framework that can help to build your Chisel and Verilog/Systemverilog project easier.
☆15Nov 2, 2022Updated 3 years ago
Alternatives and similar repositories for scratchip
Users that are interested in scratchip are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Miscellaneous components for bluespec☆11Nov 18, 2024Updated last year
- hardware implement of huffman coding(written in verilog)☆14Jul 30, 2017Updated 8 years ago
- ☆37Nov 11, 2018Updated 7 years ago
- ZPU Core for Lattice ICE40HX8K☆12Apr 26, 2014Updated 12 years ago
- This is an open source C/C++ library for Microchip's USB-to-SPI protocol converter chip MCP2210. It works under Linux.☆42May 28, 2013Updated 13 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Make Baidu EdgeBoard Lite as a general Zynq FPGA development board☆35Aug 7, 2023Updated 2 years ago
- A simple SystemVerilog digital phase-locked loop based (roughly) on TI's SDLA005B application note. The design includes a SystemVerilog t…☆16Aug 29, 2022Updated 3 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- MCP2210 driver for linux☆54Jul 30, 2024Updated last year
- FFT generator using Chisel☆63Sep 26, 2021Updated 4 years ago
- Chisel implementation of AES☆24Mar 27, 2020Updated 6 years ago
- Server for queueing plans☆12Jul 16, 2026Updated last week
- Documentation for the BOOM processor☆47Mar 8, 2017Updated 9 years ago
- HIPP: Modern C++ Toolkit for HPC☆13Feb 24, 2023Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- AES☆16Oct 4, 2022Updated 3 years ago
- It's u-boot for mt7628 chip, which is supported by MediaTek, this repo adds some features such as web failsafe、GPIO interface and so on.☆20May 17, 2017Updated 9 years ago
- A System on a Chip Implementation for the XuLA2-LX25 board☆17Dec 13, 2018Updated 7 years ago
- Demo: how to create a custom EBRICK☆26Nov 20, 2024Updated last year
- ☆13Feb 13, 2021Updated 5 years ago
- DMA controller for CNN accelerator☆15May 22, 2017Updated 9 years ago
- DASS HLS Compiler☆31Oct 4, 2023Updated 2 years ago
- AsciiDoc Editor built with Electron and Asciidoctor.js.☆11Feb 3, 2023Updated 3 years ago
- Common RTL blocks used in SiFive's projects☆193May 13, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Jul 14, 2020Updated 6 years ago
- A Verilog AMBA AHB Multilayer interconnect generator☆13Aug 8, 2017Updated 8 years ago
- An executable specification of the RISCV ISA in L3.☆44Mar 1, 2019Updated 7 years ago
- Energy-Efficient Inference Accelerator for Memory-Augmented Neural Networks on an FPGA (DATE-19)☆15Jan 29, 2021Updated 5 years ago
- Testbenches for HDL projects☆23Jul 10, 2026Updated 2 weeks ago
- SoftCPU/SoC engine-V☆56Apr 28, 2026Updated 2 months ago
- Real-time binocular stereo vision FPGA system with OV5640 cameras☆32Jul 18, 2019Updated 7 years ago
- SciCat Data Catalogue Backend☆13Jun 15, 2023Updated 3 years ago
- Top level project for EPICS document on readthedocs.☆13Jul 14, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19May 28, 2012Updated 14 years ago
- Aliyun Oss sync☆12Dec 8, 2013Updated 12 years ago
- A Linux Kernel that can be booted on GoPro Hero4 (Silver) cameras, with framebuffer support.☆10May 18, 2016Updated 10 years ago
- Testing FPGA2SDRAM interface on Altera Cyclone V SoC☆14May 12, 2015Updated 11 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆114Oct 31, 2023Updated 2 years ago
- ☆16Apr 21, 2019Updated 7 years ago
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 10 years ago