jlsemi / scratchipLinks
scratchip is a framework that can help to build your Chisel and Verilog/Systemverilog project easier.
☆15Updated 2 years ago
Alternatives and similar repositories for scratchip
Users that are interested in scratchip are comparing it to the libraries listed below
Sorting:
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- LIS Network-on-Chip Implementation☆30Updated 8 years ago
- General Purpose AXI Direct Memory Access☆51Updated last year
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- ☆66Updated 2 years ago
- Chisel implementation of AES☆23Updated 5 years ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 5 years ago
- Synopsys Verdi applet that presents a view of the source code running on a RISC-V processor with a simulation waveform.☆32Updated 5 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 7 years ago
- educational microarchitectures for risc-v isa☆66Updated 6 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆39Updated 2 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆49Updated 9 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆63Updated 5 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆46Updated 8 months ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- SoCRocket - Core Repository☆37Updated 8 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Project repo for the POSH on-chip network generator☆46Updated 3 months ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 3 years ago
- ☆27Updated 5 years ago
- ☆20Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- ☆30Updated 2 months ago
- Platform Level Interrupt Controller☆41Updated last year
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated last month
- For contributions of Chisel IP to the chisel community.☆62Updated 7 months ago
- ☆59Updated 4 years ago