scratchip is a framework that can help to build your Chisel and Verilog/Systemverilog project easier.
☆15Nov 2, 2022Updated 4 years ago
Alternatives and similar repositories for scratchip
Users that are interested in scratchip are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Zero Cost Abstruction of FSM(Finite State Machine) circuits based on chisel3.☆13Oct 8, 2021Updated 5 years ago
- Miscellaneous components for bluespec☆12Nov 18, 2024Updated last year
- UM-SJTU JI VE450 2021 Summer Capstone Design Project☆10Aug 4, 2021Updated 5 years ago
- A multi-threaded microprocessor interleaving as minimum two threads, which is pin-to-pin compatible with pulpino riscy cores☆25Aug 24, 2024Updated 2 years ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 用cocos2d-x实现的双人坦克大战demo，主要是为了验证玩法和熟悉cocos2d☆12Apr 21, 2014Updated 12 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- ☆18Apr 8, 2022Updated 4 years ago
- 国自然基金Latex模板☆11Mar 12, 2023Updated 3 years ago
- Educational 16-bit MIPS Processor☆17Feb 16, 2019Updated 7 years ago
- Crowd source for code used in the lectures of Functional Programming Principles in Scala☆10Aug 30, 2016Updated 10 years ago
- OpenRISC processor IP core based on Tomasulo algorithm☆17Feb 18, 2022Updated 4 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆22May 12, 2025Updated last year
- Analog: A content-driven Next.js starter for blogs, academic websites, and research groups.☆19Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A simple SystemVerilog digital phase-locked loop based (roughly) on TI's SDLA005B application note. The design includes a SystemVerilog t…☆16Aug 29, 2022Updated 4 years ago
- 基于知识图谱的文档搜索系统☆16Apr 18, 2020Updated 6 years ago
- Make Baidu EdgeBoard Lite as a general Zynq FPGA development board☆37Aug 7, 2023Updated 3 years ago
- HDF5 Performance Analysis Checklist☆13Dec 23, 2024Updated last year
- Bluetooth Low Energy Baseband☆15Dec 5, 2018Updated 7 years ago
- Enhance CHISEL for Smooth and Comfortable Chip Design☆20Oct 18, 2026Updated 2 weeks ago
- Documentation for the BOOM processor☆47Mar 8, 2017Updated 9 years ago
- FFT generator using Chisel☆63Sep 26, 2021Updated 5 years ago
- verilator testbench w/ Javascript using N-API☆18Feb 19, 2026Updated 8 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- AES☆16Oct 4, 2022Updated 4 years ago
- Chisel implementation of AES☆24Mar 27, 2020Updated 6 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- Guidelines for Scholarship Renew / Annual Progress Report, Qualifying Examination and Graduate Training Programme / Graduate Assistantshi…☆11Aug 10, 2021Updated 5 years ago
- A Out-of-box PyTorch Scaffold for Neural Network Quantization-Aware-Training (QAT) Research. Website: https://github.com/zhutmost/neuralz…☆27Dec 20, 2022Updated 3 years ago
- 我最近在系统的学习提示工程，总结了一下笔记，也写一个“AI 提示工程入门”，供新手们使用，每周更新1-3讲。官网//ai-prompt-engineering.wiki/☆10Jun 13, 2023Updated 3 years ago
- Simple benchmark to compare the performance of a various combination of asyncio event loop and zeromq implementations.☆16Dec 12, 2016Updated 9 years ago
- DASS HLS Compiler☆30Oct 4, 2023Updated 3 years ago
- MCP2210 driver for linux☆55Jul 30, 2024Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Website for DSC 204a, Winter 2024☆10Mar 24, 2024Updated 2 years ago
- Common RTL blocks used in SiFive's projects☆194May 13, 2022Updated 4 years ago
- ☆12Updated this week
- Energy-Efficient Inference Accelerator for Memory-Augmented Neural Networks on an FPGA (DATE-19)☆15Jan 29, 2021Updated 5 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19May 28, 2012Updated 14 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- A Preprocessor for Verilog HDL written in C++☆11May 26, 2012Updated 14 years ago