jlsemi / scratchipLinks
scratchip is a framework that can help to build your Chisel and Verilog/Systemverilog project easier.
☆15Updated 2 years ago
Alternatives and similar repositories for scratchip
Users that are interested in scratchip are comparing it to the libraries listed below
Sorting:
- Chisel implementation of AES☆23Updated 5 years ago
- ☆81Updated last year
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- Chisel components for FPGA projects☆126Updated last year
- Chisel Cheatsheet☆33Updated 2 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 months ago
- ☆88Updated 2 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 3 years ago
- A dynamic verification library for Chisel.☆154Updated 9 months ago
- openHMC - an open source Hybrid Memory Cube Controller☆48Updated 9 years ago
- Provides dot visualizations of chisel/firrtl circuits☆121Updated 2 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- ☆20Updated 5 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 5 years ago
- ☆33Updated 4 months ago
- Python wrapper for verilator model☆88Updated last year
- A new kind of hardware decompressor for Snappy decompression. Much faster than the existing software one.☆23Updated 2 years ago
- LIS Network-on-Chip Implementation☆31Updated 8 years ago
- For contributions of Chisel IP to the chisel community.☆64Updated 9 months ago
- educational microarchitectures for risc-v isa☆66Updated 6 years ago
- Pure digital components of a UCIe controller☆66Updated last month
- Synopsys Verdi applet that presents a view of the source code running on a RISC-V processor with a simulation waveform.☆32Updated 5 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- A prototype GUI for chisel-development☆52Updated 5 years ago
- ☆13Updated 4 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 5 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Project repo for the POSH on-chip network generator☆49Updated 4 months ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago