jlsemi / scratchipLinks
scratchip is a framework that can help to build your Chisel and Verilog/Systemverilog project easier.
☆15Updated 2 years ago
Alternatives and similar repositories for scratchip
Users that are interested in scratchip are comparing it to the libraries listed below
Sorting:
- Chisel implementation of AES☆23Updated 5 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- Chisel components for FPGA projects☆124Updated last year
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 4 years ago
- ☆20Updated 5 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 3 years ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- ☆33Updated 2 months ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 4 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- ☆81Updated last year
- (System)Verilog to Chisel translator☆114Updated 3 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆61Updated 2 years ago
- Chisel Cheatsheet☆33Updated 2 years ago
- ☆66Updated 2 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆48Updated 9 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- ☆87Updated 2 years ago
- A new kind of hardware decompressor for Snappy decompression. Much faster than the existing software one.☆22Updated last year
- Project repo for the POSH on-chip network generator☆46Updated 2 months ago
- Generic AXI interconnect fabric☆13Updated 10 years ago
- For contributions of Chisel IP to the chisel community.☆61Updated 6 months ago
- educational microarchitectures for risc-v isa☆66Updated 6 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆74Updated 6 years ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated 3 weeks ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated last week