jlsemi / scratchip
scratchip is a framework that can help to build your Chisel and Verilog/Systemverilog project easier.
☆15Updated 2 years ago
Alternatives and similar repositories for scratchip:
Users that are interested in scratchip are comparing it to the libraries listed below
- Chisel implementation of AES☆23Updated 4 years ago
- ☆42Updated 3 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆25Updated 4 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆32Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- Tests for example Rocket Custom Coprocessors☆69Updated 4 years ago
- HLS for Networks-on-Chip☆33Updated 3 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆15Updated 5 years ago
- ☆67Updated 2 years ago
- ☆50Updated 3 years ago
- Basic floating-point components for RISC-V processors☆64Updated 5 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆51Updated 4 years ago
- General Purpose AXI Direct Memory Access☆48Updated 8 months ago
- ☆21Updated 4 years ago
- For contributions of Chisel IP to the chisel community.☆57Updated 2 months ago
- ☆32Updated this week
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆57Updated last year
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 5 years ago
- A new kind of hardware decompressor for Snappy decompression. Much faster than the existing software one.☆22Updated last year
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆52Updated 4 years ago
- CVA6 SDK containing RISC-V tools and Buildroot☆61Updated 7 months ago
- Pure digital components of a UCIe controller☆53Updated last week
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆62Updated 4 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 4 years ago
- A Style Guide for the Chisel Hardware Construction Language☆106Updated 3 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆74Updated 9 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆34Updated 2 years ago