jlsemi / scratchipLinks
scratchip is a framework that can help to build your Chisel and Verilog/Systemverilog project easier.
☆15Updated 3 years ago
Alternatives and similar repositories for scratchip
Users that are interested in scratchip are comparing it to the libraries listed below
Sorting:
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- Chisel implementation of AES☆24Updated 5 years ago
- educational microarchitectures for risc-v isa☆67Updated 6 years ago
- Chisel components for FPGA projects☆128Updated 2 years ago
- ☆13Updated 5 years ago
- ☆88Updated 3 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- A new kind of hardware decompressor for Snappy decompression. Much faster than the existing software one.☆24Updated 2 years ago
- ☆22Updated 5 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Updated 3 years ago
- Chisel Cheatsheet☆34Updated 2 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆75Updated 10 years ago
- ☆82Updated last year
- For contributions of Chisel IP to the chisel community.☆70Updated last year
- ☆68Updated 3 years ago
- Synopsys Verdi applet that presents a view of the source code running on a RISC-V processor with a simulation waveform.☆33Updated 5 years ago
- A prototype GUI for chisel-development☆51Updated 5 years ago
- Python wrapper for verilator model☆92Updated last year
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- An open-source UCIe controller implementation☆82Updated last week
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Updated 5 years ago
- LIS Network-on-Chip Implementation☆34Updated 9 years ago
- A dynamic verification library for Chisel.☆159Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- Useful utilities for BAR projects☆32Updated 2 years ago
- Provides various testers for chisel users☆100Updated 3 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 5 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Provides dot visualizations of chisel/firrtl circuits☆122Updated 2 years ago