jlsemi / scratchip
scratchip is a framework that can help to build your Chisel and Verilog/Systemverilog project easier.
☆15Updated last year
Related projects: ⓘ
- Chisel implementation of AES☆22Updated 4 years ago
- ☆42Updated 2 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆51Updated 8 months ago
- ☆19Updated 4 years ago
- A new kind of hardware decompressor for Snappy decompression. Much faster than the existing software one.☆21Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆43Updated 3 months ago
- Examples for creating AXI-interfaced peripherals in Chisel☆70Updated 8 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆24Updated 4 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆45Updated 4 years ago
- HLS for Networks-on-Chip☆27Updated 3 years ago
- Tests for example Rocket Custom Coprocessors☆68Updated 4 years ago
- Chisel components for FPGA projects☆114Updated last year
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆44Updated 7 years ago
- ☆44Updated 3 years ago
- Chisel Cheatsheet☆31Updated last year
- For contributions of Chisel IP to the chisel community.☆55Updated 7 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆38Updated 4 years ago
- ☆31Updated 7 months ago
- General Purpose AXI Direct Memory Access☆44Updated 4 months ago
- DEPRECATED. Please use Chipyard (https://github.com/ucb-bar/chipyard) to build BOOM☆35Updated 4 years ago
- Project repo for the POSH on-chip network generator☆41Updated last year
- ☆21Updated 3 years ago
- Basic floating-point components for RISC-V processors☆62Updated 4 years ago
- ☆71Updated 2 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆52Updated last year
- ☆35Updated 5 years ago
- Floating point modules for CHISEL☆27Updated 9 years ago
- A Zero Cost Abstruction of FSM(Finite State Machine) circuits based on chisel3.☆13Updated 2 years ago
- Synopsys Verdi applet that presents a view of the source code running on a RISC-V processor with a simulation waveform.☆25Updated 4 years ago
- ☆76Updated 6 months ago