jlsemi / scratchipLinks
scratchip is a framework that can help to build your Chisel and Verilog/Systemverilog project easier.
☆15Updated 2 years ago
Alternatives and similar repositories for scratchip
Users that are interested in scratchip are comparing it to the libraries listed below
Sorting:
- Chisel implementation of AES☆23Updated 5 years ago
- For contributions of Chisel IP to the chisel community.☆65Updated 10 months ago
- ☆80Updated last year
- A prototype GUI for chisel-development☆52Updated 5 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 5 years ago
- Provides various testers for chisel users☆100Updated 2 years ago
- A new kind of hardware decompressor for Snappy decompression. Much faster than the existing software one.☆24Updated 2 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Chisel components for FPGA projects☆126Updated 2 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last week
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- educational microarchitectures for risc-v isa☆67Updated 6 years ago
- Floating point modules for CHISEL☆31Updated 10 years ago
- A dynamic verification library for Chisel.☆155Updated 10 months ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Updated 3 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- ☆67Updated 2 years ago
- Project repo for the POSH on-chip network generator☆50Updated 6 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated 2 years ago
- SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)☆49Updated last month
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Next generation CGRA generator☆114Updated last week
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 5 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 7 months ago
- openHMC - an open source Hybrid Memory Cube Controller☆50Updated 9 years ago
- ☆33Updated 6 months ago
- Python wrapper for verilator model☆88Updated last year
- Pure digital components of a UCIe controller☆70Updated last week