fserre / SGen
SGen is a generator capable of producing efficient hardware designs operating on streaming datasets. “Streaming” means that the dataset is divided into several chunks that are processed during several cycles, thus allowing a reduced use of resources. The size of these chunks is referred as the streaming width. It outputs a Verilog file that can …
☆21Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for SGen
- ☆20Updated 4 years ago
- FFT generator using Chisel☆56Updated 3 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆24Updated 4 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆47Updated 4 years ago
- CNN accelerator☆26Updated 7 years ago
- PYNQ Composabe Overlays☆67Updated 5 months ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆27Updated 9 months ago
- The Verilog source code for DRUM approximate multiplier.☆28Updated last year
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 2 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆48Updated 5 months ago
- Chisel implementation of AES☆23Updated 4 years ago
- For contributions of Chisel IP to the chisel community.☆56Updated 2 weeks ago
- MulApprox - A comprehensive library of state-of-the-art approximate multipliers☆20Updated 3 years ago
- ☆27Updated 5 years ago
- Introductory examples for using PYNQ with Alveo☆48Updated last year
- ☆55Updated 4 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆63Updated last year
- Xilinx AXI VIP example of use☆32Updated 3 years ago
- OPAE porting to Xilinx FPGA devices.☆38Updated 4 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆83Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现，基为2，有两个并行的蝶形单元☆14Updated 2 years ago
- ☆15Updated 3 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆65Updated 3 months ago
- Single Long Short Term Memory (LSTM) cell : Verilog Implementation☆29Updated 4 years ago
- sram/rram/mram.. compiler☆29Updated last year
- ☆83Updated 5 months ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆37Updated 2 years ago
- Design for 4 x 4 Matrix Multiplication using Verilog☆26Updated 9 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago