SGen is a generator capable of producing efficient hardware designs operating on streaming datasets. “Streaming” means that the dataset is divided into several chunks that are processed during several cycles, thus allowing a reduced use of resources. The size of these chunks is referred as the streaming width. It outputs a Verilog file that can …
☆28Nov 11, 2025Updated 11 months ago
Alternatives and similar repositories for SGen
Users that are interested in SGen are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Octacoin Source☆10Feb 1, 2016Updated 10 years ago
- ☆15Feb 11, 2022Updated 4 years ago
- Core protocol to AXI bridge☆11Sep 30, 2019Updated 7 years ago
- Userspace DMA library for Zynq-based SoCs☆16Jan 22, 2019Updated 7 years ago
- R2FFT is a fully synthesizable verilog module for doing the FFT on an FPGA or ASIC.☆22Apr 30, 2019Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Multi-port BRAM IP for ASIC and FPGA☆14Apr 21, 2021Updated 5 years ago
- Fixed point package for Python.☆37Apr 28, 2023Updated 3 years ago
- ☆12Feb 22, 2024Updated 2 years ago
- Generate an FPGA design for a TWN☆11Nov 4, 2019Updated 6 years ago
- ☆30Apr 26, 2019Updated 7 years ago
- ☆14Feb 15, 2017Updated 9 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 10 years ago
- A crypto-assisted framework for protecting the privacy of models and queries in inference.☆19Oct 28, 2021Updated 5 years ago
- Supercompilation by Evaluation: archived for posterity. See http://github.com/batterseapower/chsc for the latest developments.☆17Sep 10, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Homulator is a cycle-accurate simulator tailored for Fully Homomorphic Encryption (FHE) accelerators. It offers detailed architectural ru…☆10Jul 30, 2024Updated 2 years ago
- Classify modulation of signals☆16Jan 16, 2020Updated 6 years ago
- Aloha-HE: A compact hardware accelerator for client-side CKKS operations☆32Sep 18, 2026Updated last month
- ☆13Aug 17, 2026Updated 2 months ago
- POC implementation of "Accelerating HE Operations Using Key Decomposition"[KLSS23]☆20Jun 11, 2025Updated last year
- Hybrid Threading Tool Set☆15Sep 24, 2020Updated 6 years ago
- A library for lattice-based homomorphic encryption in Go☆14May 15, 2022Updated 4 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- ☆24Jul 17, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- SHA-1,SHA-256,SHA-512 Secure Hash Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).☆12Oct 14, 2017Updated 9 years ago
- Implements a Gaussian Mixture model in JavaScript☆10Dec 3, 2021Updated 4 years ago
- High-througput logic analyzer for FPGA☆17Oct 8, 2020Updated 6 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- RTL code for the DPU chip designed for irregular graphs☆14May 30, 2022Updated 4 years ago
- ☆29Aug 31, 2023Updated 3 years ago
- Exploring Shared Virtual Memory Abstractions in OpenCL Tools for FPGAs☆18Dec 7, 2017Updated 8 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.☆28Aug 15, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- TFHE is a popular algorithm for homomorphic encryption. Staring with a C/C++ specification of TFHE to be provided, This project rewrite t…☆21May 27, 2024Updated 2 years ago
- high level VHDL floating point library for synthesis in fpga☆18Updated this week
- The official repository of the local FPGA Development Kit.☆22Apr 30, 2019Updated 7 years ago
- Crypto-Convolutional Neural Network library written on top of SEAL 2.3.1☆15Oct 20, 2019Updated 7 years ago
- Denoiser onnx model usage☆11Nov 30, 2023Updated 2 years ago
- The fully homomorhic encryption scheme based on NTRU. Implementation of Fast Blind Rotation for Bootstrapping FHEs by using OpenFHE.☆22Mar 11, 2024Updated 2 years ago
- BP list decoding for polar codes☆14Sep 1, 2023Updated 3 years ago