fserre / SGen
SGen is a generator capable of producing efficient hardware designs operating on streaming datasets. “Streaming” means that the dataset is divided into several chunks that are processed during several cycles, thus allowing a reduced use of resources. The size of these chunks is referred as the streaming width. It outputs a Verilog file that can …
☆21Updated 2 years ago
Alternatives and similar repositories for SGen:
Users that are interested in SGen are comparing it to the libraries listed below
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆25Updated 4 years ago
- ☆20Updated 5 years ago
- CNN accelerator☆28Updated 7 years ago
- Open-Source HLS Examples for Microchip FPGAs☆44Updated 3 weeks ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆25Updated last month
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 3 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆39Updated last year
- ☆55Updated 4 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆61Updated last year
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆18Updated 2 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆33Updated 2 months ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆19Updated 2 weeks ago
- The Verilog source code for DRUM approximate multiplier.☆30Updated last year
- EE 260 Winter 2017: Advanced VLSI Design☆62Updated 8 years ago
- Chisel Things for OFDM☆30Updated 4 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 4 months ago
- A tool to generate optimized hardware files for univariate functions.☆27Updated last year
- FFT generator using Chisel☆58Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- MulApprox - A comprehensive library of state-of-the-art approximate multipliers☆25Updated 3 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆55Updated last month
- This is a project integrating HLS IP and CortexA9 on Zynq. This CPU-FPGA project, for a Matrix Multiplication Dataflow, is implemented wi…☆21Updated 5 years ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆25Updated last year
- ☆29Updated 5 years ago
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆81Updated last year
- Xilinx AXI VIP example of use☆38Updated 4 years ago
- PYNQ-ZU, AUP UltraScale+ MPSoC academic board☆23Updated this week
- Craft 2 top-level repository☆13Updated 5 years ago