fserre / SGen
SGen is a generator capable of producing efficient hardware designs operating on streaming datasets. “Streaming” means that the dataset is divided into several chunks that are processed during several cycles, thus allowing a reduced use of resources. The size of these chunks is referred as the streaming width. It outputs a Verilog file that can …
☆21Updated 2 years ago
Alternatives and similar repositories for SGen:
Users that are interested in SGen are comparing it to the libraries listed below
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆31Updated last year
- ☆20Updated 5 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆25Updated 4 years ago
- MulApprox - A comprehensive library of state-of-the-art approximate multipliers☆24Updated 3 years ago
- PYNQ Composabe Overlays☆70Updated 9 months ago
- The Verilog source code for DRUM approximate multiplier.☆29Updated last year
- CNN accelerator☆28Updated 7 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 2 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆53Updated 2 weeks ago
- Chisel implementation of AES☆23Updated 5 years ago
- Craft 2 top-level repository☆13Updated 5 years ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆10Updated 9 months ago
- Xilinx AXI VIP example of use☆34Updated 3 years ago
- ☆53Updated this week
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆17Updated 2 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆80Updated last year
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- FFT generator using Chisel☆58Updated 3 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆19Updated last month
- ☆57Updated 4 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆38Updated last year
- Open-Source HLS Examples for Microchip FPGAs☆44Updated this week
- Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现，基为2，有两个并行的蝶形单元☆17Updated 2 years ago
- XDMA PCIe to DDR4 and GPIO and BRAM for the Innova-2 Flex XCKU15P FPGA☆18Updated last year
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆76Updated last month
- Open FPGA Modules☆23Updated 5 months ago
- Generic FIFO implementation with optional FWFT☆56Updated 4 years ago
- ☆54Updated 4 years ago
- PYNQ-ZU, XUP UltraScale+ MPSoC academic board☆22Updated 6 months ago