SGen is a generator capable of producing efficient hardware designs operating on streaming datasets. “Streaming” means that the dataset is divided into several chunks that are processed during several cycles, thus allowing a reduced use of resources. The size of these chunks is referred as the streaming width. It outputs a Verilog file that can …
☆26Nov 11, 2025Updated 7 months ago
Alternatives and similar repositories for SGen
Users that are interested in SGen are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆14Feb 11, 2022Updated 4 years ago
- Generate an FPGA design for a TWN☆11Nov 4, 2019Updated 6 years ago
- POC implementation of "Accelerating HE Operations Using Key Decomposition"[KLSS23]☆19Jun 11, 2025Updated last year
- A crypto-assisted framework for protecting the privacy of models and queries in inference.☆19Oct 28, 2021Updated 4 years ago
- FPT: a Fixed-Point Accelerator for Torus Fully Homomorphic Encryption☆29Sep 2, 2025Updated 9 months ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- R2FFT is a fully synthesizable verilog module for doing the FFT on an FPGA or ASIC.☆22Apr 30, 2019Updated 7 years ago
- Classify modulation of signals☆16Jan 16, 2020Updated 6 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- Hybrid Threading Tool Set☆15Sep 24, 2020Updated 5 years ago
- ☆38Aug 1, 2024Updated last year
- ☆25Oct 31, 2022Updated 3 years ago
- the xoroshiro32++ and xoroshiro64++ PRNG algorthims by David Blackman and Sebastiano Vigna in C++, Verilog, VHDL and SpinalHDL.☆16Dec 2, 2018Updated 7 years ago
- The fully homomorhic encryption scheme based on NTRU. Implementation of Fast Blind Rotation for Bootstrapping FHEs by using OpenFHE.☆21Mar 11, 2024Updated 2 years ago
- RTL code for the DPU chip designed for irregular graphs☆14May 30, 2022Updated 4 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆24Apr 25, 2024Updated 2 years ago
- ☆31Sep 30, 2025Updated 8 months ago
- FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.☆28Aug 15, 2023Updated 2 years ago
- an Entity System library for C++☆25Jul 22, 2014Updated 11 years ago
- ☆26Feb 20, 2024Updated 2 years ago
- Fixed point package for Python.☆37Apr 28, 2023Updated 3 years ago
- ☆30Apr 26, 2019Updated 7 years ago
- Scripts to generate data for security parameters constraints section☆19Dec 11, 2024Updated last year
- Crypto-Convolutional Neural Network library written on top of SEAL 2.3.1☆14Oct 20, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆24Jul 12, 2023Updated 2 years ago
- JDMR-Net: Joint Detection and Modulation Recognition Networks for LPI Radar Signals☆16May 24, 2023Updated 3 years ago
- Python implementation of the Fully Homomorphic Encryption Scheme TFHE☆18Jun 19, 2023Updated 2 years ago
- Official Implementation of "LinGCN: Structural Linearized Graph Convolutional Network for Homomorphically Encrypted Inference"☆25Nov 12, 2023Updated 2 years ago
- HLS Custom-Precision Floating-Point Library☆13Nov 6, 2017Updated 8 years ago
- Acceleration of TFHE-based Homomorphic NAND Gate on FPGA☆18Jul 7, 2021Updated 4 years ago
- This repository contains the hardware implementation for Static BFP convolution on FPGA☆10Oct 15, 2019Updated 6 years ago
- ☆28Aug 31, 2023Updated 2 years ago
- Python wrapper for verilator model☆94Feb 10, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆25Feb 1, 2020Updated 6 years ago
- A guide on how to package HDL code (VHDL or Verilog) for PYNQ environments☆11Aug 14, 2025Updated 10 months ago
- GIAnT, the Generic Implementation ANalysis Toolkit☆12Jul 4, 2018Updated 7 years ago
- BP list decoding for polar codes☆14Sep 1, 2023Updated 2 years ago
- ☆68Sep 16, 2018Updated 7 years ago
- Polycircuit is an FHE components library built via FHERMA competitions☆21Jul 10, 2025Updated 11 months ago
- PyTorch implementation of Towards Efficient Training for Neural Network Quantization☆16Jan 16, 2020Updated 6 years ago