fserre / SGen
SGen is a generator capable of producing efficient hardware designs operating on streaming datasets. “Streaming” means that the dataset is divided into several chunks that are processed during several cycles, thus allowing a reduced use of resources. The size of these chunks is referred as the streaming width. It outputs a Verilog file that can …
☆21Updated 2 years ago
Alternatives and similar repositories for SGen:
Users that are interested in SGen are comparing it to the libraries listed below
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- The Verilog source code for DRUM approximate multiplier.☆29Updated last year
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- ☆21Updated 4 years ago
- CNN accelerator☆27Updated 7 years ago
- PYNQ Composabe Overlays☆69Updated 7 months ago
- RISC-V ISA based 32-bit processor written in HLS☆17Updated 5 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 4 years ago
- FFT generator using Chisel☆57Updated 3 years ago
- Introductory examples for using PYNQ with Alveo☆49Updated last year
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆38Updated 2 years ago
- Chisel implementation of AES☆23Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆57Updated last year
- Open-Source HLS Examples for Microchip FPGAs☆40Updated last month
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆61Updated 3 weeks ago
- ☆27Updated 5 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆37Updated 4 months ago
- ☆56Updated 4 years ago
- Design for 4 x 4 Matrix Multiplication using Verilog☆30Updated 9 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆28Updated 10 months ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆31Updated 4 years ago
- ☆50Updated 3 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆69Updated last month
- A floating-point matrix multiplication implemented in hardware☆31Updated 4 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆27Updated 4 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆50Updated 4 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆39Updated last year
- FPGA version of Rodinia in HLS C/C++☆31Updated 4 years ago
- Custom Coprocessor Interface for VexRiscv☆10Updated 6 years ago