SGen is a generator capable of producing efficient hardware designs operating on streaming datasets. “Streaming” means that the dataset is divided into several chunks that are processed during several cycles, thus allowing a reduced use of resources. The size of these chunks is referred as the streaming width. It outputs a Verilog file that can …
☆27Nov 11, 2025Updated 7 months ago
Alternatives and similar repositories for SGen
Users that are interested in SGen are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Generate an FPGA design for a TWN☆11Nov 4, 2019Updated 6 years ago
- POC implementation of "Accelerating HE Operations Using Key Decomposition"[KLSS23]☆19Jun 11, 2025Updated last year
- A crypto-assisted framework for protecting the privacy of models and queries in inference.☆19Oct 28, 2021Updated 4 years ago
- FPT: a Fixed-Point Accelerator for Torus Fully Homomorphic Encryption☆30Sep 2, 2025Updated 10 months ago
- R2FFT is a fully synthesizable verilog module for doing the FFT on an FPGA or ASIC.☆22Apr 30, 2019Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Classify modulation of signals☆16Jan 16, 2020Updated 6 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- Hybrid Threading Tool Set☆15Sep 24, 2020Updated 5 years ago
- ☆25Oct 31, 2022Updated 3 years ago
- the xoroshiro32++ and xoroshiro64++ PRNG algorthims by David Blackman and Sebastiano Vigna in C++, Verilog, VHDL and SpinalHDL.☆16Dec 2, 2018Updated 7 years ago
- The fully homomorhic encryption scheme based on NTRU. Implementation of Fast Blind Rotation for Bootstrapping FHEs by using OpenFHE.☆21Mar 11, 2024Updated 2 years ago
- A peak finding library leveraging AI☆14Jun 28, 2020Updated 6 years ago
- Userspace DMA library for Zynq-based SoCs☆16Jan 22, 2019Updated 7 years ago
- processor for post-quantum cryptography☆17Apr 17, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆24Apr 25, 2024Updated 2 years ago
- A DAG processor and compiler for a tree-based spatial datapath.☆16Aug 24, 2022Updated 3 years ago
- ☆31Sep 30, 2025Updated 9 months ago
- Algorithms that find optimized degrees for MinimaxComp on the RNS-CKKS scheme☆16Oct 31, 2021Updated 4 years ago
- ☆26Feb 20, 2024Updated 2 years ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆25Jul 12, 2023Updated 2 years ago
- JDMR-Net: Joint Detection and Modulation Recognition Networks for LPI Radar Signals☆16May 24, 2023Updated 3 years ago
- This project is made to generate Polar decoders (unrolled decoders).☆15May 31, 2025Updated last year
- Implementation of Multi-Key TFHE [KMS22]☆20Jan 24, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Python implementation of the Fully Homomorphic Encryption Scheme TFHE☆18Jun 19, 2023Updated 3 years ago
- HLS Custom-Precision Floating-Point Library☆13Nov 6, 2017Updated 8 years ago
- Acceleration of TFHE-based Homomorphic NAND Gate on FPGA☆18Jul 7, 2021Updated 4 years ago
- This repository contains the hardware implementation for Static BFP convolution on FPGA☆10Oct 15, 2019Updated 6 years ago
- Python wrapper for verilator model☆94Feb 10, 2024Updated 2 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆25Feb 1, 2020Updated 6 years ago
- A guide on how to package HDL code (VHDL or Verilog) for PYNQ environments☆11Aug 14, 2025Updated 10 months ago
- GIAnT, the Generic Implementation ANalysis Toolkit☆12Jul 4, 2018Updated 8 years ago
- Polycircuit is an FHE components library built via FHERMA competitions☆21Jul 10, 2025Updated 11 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- PyTorch implementation of Towards Efficient Training for Neural Network Quantization☆16Jan 16, 2020Updated 6 years ago
- A Modular System for Flexible, High-Performance Traffic http://www.ict-mplane.eu/☆24Oct 4, 2018Updated 7 years ago
- This is Max's blog, something interesting in it.☆13Jan 1, 2023Updated 3 years ago
- A Flexible Cache Architectural Simulator☆17Sep 16, 2025Updated 9 months ago
- [AAAI 2025] Official data and code for "TB-HSU: Hierarchical 3D Scene Understanding with Contextual Affordances"☆15Sep 11, 2025Updated 9 months ago
- Implementation of deep ResNet model on CKKS scheme in Microsoft SEAL library using multiplexed parallel convolution☆102Jul 27, 2022Updated 3 years ago
- A basic documentation generator for Verilog, similar to Doxygen.☆13Aug 5, 2016Updated 9 years ago