fserre / SGen
SGen is a generator capable of producing efficient hardware designs operating on streaming datasets. “Streaming” means that the dataset is divided into several chunks that are processed during several cycles, thus allowing a reduced use of resources. The size of these chunks is referred as the streaming width. It outputs a Verilog file that can …
☆21Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for SGen
- Implementation of the Advanced Encryption Standard in Chisel☆19Updated 2 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆24Updated 4 years ago
- ☆19Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆47Updated 4 months ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆36Updated 2 months ago
- For contributions of Chisel IP to the chisel community.☆55Updated this week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆47Updated 4 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆54Updated 10 months ago
- ☆27Updated 5 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆35Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- Craft 2 top-level repository☆13Updated 5 years ago
- The Verilog source code for DRUM approximate multiplier.☆27Updated last year
- FFT generator using Chisel☆56Updated 3 years ago
- Chisel implementation of AES☆23Updated 4 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆30Updated 3 years ago
- ☆31Updated last month
- A floating-point matrix multiplication implemented in hardware☆29Updated 3 years ago
- Custom Coprocessor Interface for VexRiscv☆10Updated 6 years ago
- sram/rram/mram.. compiler☆28Updated last year
- Introductory examples for using PYNQ with Alveo☆48Updated last year
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆18Updated last month
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆37Updated 2 years ago
- Open-Source HLS Examples for Microchip FPGAs☆37Updated this week
- SpinalHDL - Cryptography libraries☆50Updated 3 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆94Updated last year
- ☆15Updated 7 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆57Updated 3 weeks ago
- eyeriss-chisel3☆38Updated 2 years ago