gkrish19 / SIAMLinks
Scalable In-Memory Acceleration With Mesh: Device, Circuits, Architecture, and Algorithm
☆16Updated 5 years ago
Alternatives and similar repositories for SIAM
Users that are interested in SIAM are comparing it to the libraries listed below
Sorting:
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆75Updated 2 years ago
- A list of our chiplet simulaters☆47Updated 7 months ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆36Updated 3 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆72Updated 6 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆84Updated 4 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆67Updated 4 years ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆68Updated 6 years ago
- The open-sourced version of BOOM-Explorer☆45Updated 2 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆53Updated 4 years ago
- An integrated CGRA design framework☆91Updated 10 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆82Updated 6 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Updated last year
- HISIM introduces a suite of analytical models at the system level to speed up performance prediction for AI models, covering logic-on-log…☆62Updated 10 months ago
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- A collection of research papers on SRAM-based compute-in-memory architectures.☆30Updated 2 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆74Updated 3 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆85Updated 2 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆25Updated 4 years ago
- ☆42Updated last year
- Neural Network Evaluation Tool on Crossbar-based Accelerator with Resistive Memory☆42Updated 6 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆31Updated 2 years ago
- a Computing In Memory emULATOR framework☆15Updated last year
- Processing in Memory Emulation☆22Updated 2 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆56Updated 8 years ago
- Source code for DESTINY, a tool for modeling 2D and 3D caches designed with SRAM, eDRAM, STT-RAM, ReRAM and PCM. This is mirror of follow…☆26Updated last year
- ☆65Updated 9 months ago
- An Open-Source Tool for CGRA Accelerators☆82Updated 4 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆76Updated 10 months ago
- ☆20Updated 8 months ago