Scalable In-Memory Acceleration With Mesh: Device, Circuits, Architecture, and Algorithm
☆16Oct 11, 2020Updated 5 years ago
Alternatives and similar repositories for SIAM
Users that are interested in SIAM are comparing it to the libraries listed below
Sorting:
- A toolchain for rapid design space exploration of chiplet architectures☆75Jul 25, 2025Updated 7 months ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Oct 1, 2022Updated 3 years ago
- Official Implementation of NIPS 2022 paper Pre-activation Distributions Expose Backdoor Neurons☆15Jan 13, 2023Updated 3 years ago
- ☆15Oct 19, 2021Updated 4 years ago
- A code to solve 8 Puzzle game using A star algorithm.☆10Aug 19, 2019Updated 6 years ago
- A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.☆23Jun 27, 2024Updated last year
- A python program to interact with the AVHzY CT-2 power meter https://store.avhzy.com/index.php?route=product/product&product_id=50☆11Apr 5, 2019Updated 6 years ago
- SQL Optimizations using MLIR☆12Apr 5, 2020Updated 5 years ago
- The code for tuning Spiking Neural Network based on Biologically-plausible Reward Propagation☆12Nov 23, 2020Updated 5 years ago
- Synthetic Traffic Models Capturing a Full Range of Cache Coherent Behaviour☆14May 17, 2019Updated 6 years ago
- Corblivar is a simulated-annealing-based floorplanning suite for 3D ICs☆34Jun 1, 2024Updated last year
- Revise Spark written in Rust (Native Spark or Vega) to a secure one☆11Apr 7, 2023Updated 2 years ago
- Reconfigurable Binary Engine☆17Mar 23, 2021Updated 5 years ago
- ☆35Jul 9, 2020Updated 5 years ago
- ucas hpc course code☆15May 24, 2023Updated 2 years ago
- ☆14May 15, 2020Updated 5 years ago
- [IPSN 2024] Lifelong Intelligence Beyond the Edge using Hyperdimensional Computing☆13May 16, 2024Updated last year
- Computational Memory Neural Network Compiler☆11Aug 11, 2021Updated 4 years ago
- RESPECT: Reinforcement Learning based Edge Scheduling on Pipelined Coral Edge TPUs (DAC'23)☆11Apr 13, 2023Updated 2 years ago
- Gephi tutorials for data visualisation lecture. A Network Tour of Data Science 2019 Fall semester☆12Apr 11, 2021Updated 4 years ago
- A 2D mesh Network on Chip with 5-stage pipelined router, all implemented in Verilog and run on Artix-7 FPGA.☆17May 30, 2023Updated 2 years ago
- A winforms code generator usable with any language or technology - simple, lightweight, and fast☆11Mar 14, 2026Updated last week
- 国科大高性能计算机系统课程源代码☆12Jun 17, 2020Updated 5 years ago
- GPTPy: Your kind Python guide, powered by AI to fix errors and explain code☆14Mar 12, 2023Updated 3 years ago
- UCAS 高性能计算系统 mpi☆12Jun 14, 2019Updated 6 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆50Jan 2, 2025Updated last year
- ☆13Aug 1, 2024Updated last year
- agile hardware-software co-design☆52Dec 12, 2021Updated 4 years ago
- MICRO 2023 Evaluation Artifact for TeAAL☆10Oct 26, 2023Updated 2 years ago
- A Chisel RTL generator for network-on-chip interconnects☆226Nov 7, 2025Updated 4 months ago
- Structured clustering for memristive crossbar based neuromorphic architectures☆16Oct 21, 2019Updated 6 years ago
- The Unified TileLink Memory Subsystem Tester for XiangShan☆12Mar 6, 2026Updated 2 weeks ago
- CMurphi mirror: http://mclab.di.uniroma1.it/site/index.php/software/18-cmurphi☆12Jan 22, 2016Updated 10 years ago
- Netrace: a network packet trace reader☆14Jun 16, 2014Updated 11 years ago
- Neural Network Evaluation Tool on Crossbar-based Accelerator with Resistive Memory☆43Oct 30, 2019Updated 6 years ago
- Efficient single-pass hyperdimensional classifier. Mirror of https://gitlab.com/biaslab/onlinehd☆11Jan 31, 2021Updated 5 years ago
- ☆66Apr 30, 2025Updated 10 months ago
- Prometheus Exporter for EdgeTPU Metrics☆18Jan 20, 2021Updated 5 years ago
- ☆18Oct 3, 2024Updated last year