gkrish19 / SIAM
Scalable In-Memory Acceleration With Mesh: Device, Circuits, Architecture, and Algorithm
☆12Updated 4 years ago
Alternatives and similar repositories for SIAM:
Users that are interested in SIAM are comparing it to the libraries listed below
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆73Updated 3 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆45Updated last month
- A list of our chiplet simulaters☆32Updated 2 weeks ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆34Updated 2 years ago
- Dataset for ML-guided Accelerator Design☆36Updated 4 months ago
- ☆59Updated last year
- ☆26Updated 11 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- HISIM introduces a suite of analytical models at the system level to speed up performance prediction for AI models, covering logic-on-log…☆33Updated last month
- This is a general-purpose simulator for unary computing based on PyTorch, with the paper accepted to ISCA 2020 and awarded IEEE Micro Top…☆42Updated last year
- ☆28Updated 4 months ago
- ☆20Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- ☆10Updated 2 years ago
- ☆16Updated 2 years ago
- ☆39Updated 9 months ago
- ☆27Updated 3 years ago
- ☆16Updated 3 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆34Updated last week
- ☆26Updated 5 months ago
- Processing in Memory Emulation☆19Updated 2 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 6 years ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆44Updated 3 weeks ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆22Updated 3 years ago
- A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.☆21Updated 9 months ago
- Source code for DESTINY, a tool for modeling 2D and 3D caches designed with SRAM, eDRAM, STT-RAM, ReRAM and PCM. This is mirror of follow…☆23Updated 4 months ago
- ☆25Updated 3 years ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- ☆23Updated 4 years ago