rand-fly / nscscc2023View external linksLinks
☆17Jun 24, 2024Updated last year
Alternatives and similar repositories for nscscc2023
Users that are interested in nscscc2023 are comparing it to the libraries listed below
Sorting:
- 适用于龙芯杯团队赛入门选手的应急cache模块☆30Mar 13, 2024Updated last year
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆45Jul 25, 2024Updated last year
- ☆35Aug 22, 2023Updated 2 years ago
- ☆22Aug 11, 2024Updated last year
- nscscc2024，HPU河南理工大学参赛作品，两仪处理器☆11Aug 24, 2024Updated last year
- "aura" my super-scalar O3 cpu core☆25May 25, 2024Updated last year
- 2022龙芯杯个人赛三等奖作品☆14Oct 11, 2023Updated 2 years ago
- System-on-chip design for NOP in NSCSCC 2023.☆12Aug 21, 2023Updated 2 years ago
- 本项目已被合并至官方Chiplab中☆13Jan 13, 2025Updated last year
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆32Apr 13, 2025Updated 10 months ago
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆24Jan 2, 2025Updated last year
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆83Aug 29, 2023Updated 2 years ago
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆32Aug 9, 2024Updated last year
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆119Oct 31, 2024Updated last year
- NEWorld is an open-source game with similar game rules to Minecraft.☆20Jan 27, 2026Updated 2 weeks ago
- This is a simple implementation of Saavedra-Barrera's paper SAAVEDRA-BARRERA R H. CPU Performance Evaluation and Execution Time Predictio…☆10Nov 23, 2021Updated 4 years ago
- Solutions for exercises in Humphreys' GTM 9☆11Feb 18, 2016Updated 9 years ago
- ☆24Feb 6, 2026Updated last week
- A simple MIPS CPU for BUAA CO course (and now NSCSCC).☆10May 15, 2021Updated 4 years ago
- The Weston Wayland Compositor☆11Oct 11, 2018Updated 7 years ago
- The Unified TileLink Memory Subsystem Tester for XiangShan☆12Jan 7, 2026Updated last month
- Taiwei-3D-Flow☆37Updated this week
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆16Feb 2, 2026Updated last week
- ☆12Sep 18, 2024Updated last year
- RTL implementation of a ray-tracing GPU☆15Dec 18, 2012Updated 13 years ago
- ☆11Dec 23, 2025Updated last month
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- DiscreteTom's Blog Boilerplate.☆10Mar 6, 2023Updated 2 years ago
- A Flexible Cache Architectural Simulator☆16Sep 16, 2025Updated 4 months ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Aug 22, 2021Updated 4 years ago
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆14Feb 26, 2025Updated 11 months ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆40Jul 4, 2023Updated 2 years ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆18Feb 3, 2026Updated last week
- ☆13Apr 13, 2025Updated 10 months ago
- ☆15Feb 5, 2026Updated last week
- NPUcoreLA为2024年全国大学生计算机系统能力大赛-操作系统设计赛-OS内核实现赛道的参赛作品。☆15Oct 23, 2024Updated last year
- RISC-V instruction encoding/decoding☆13Mar 22, 2023Updated 2 years ago
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated last year
- a framework to build serverless web applications☆15May 20, 2025Updated 8 months ago