☆17Jun 24, 2024Updated last year
Alternatives and similar repositories for nscscc2023
Users that are interested in nscscc2023 are comparing it to the libraries listed below
Sorting:
- 适用于龙芯杯团队赛入门选手的应急cache模块☆30Mar 13, 2024Updated last year
- CPU敏捷开发框架（龙芯杯2024）☆25Sep 6, 2024Updated last year
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆25Jan 25, 2026Updated last month
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆45Jul 25, 2024Updated last year
- ☆35Aug 22, 2023Updated 2 years ago
- ☆23Aug 11, 2024Updated last year
- nscscc2024，HPU河南理工大学参赛作品，两仪处理器☆11Aug 24, 2024Updated last year
- "aura" my super-scalar O3 cpu core☆25May 25, 2024Updated last year
- 2022龙芯杯个人赛三等奖作品☆14Oct 11, 2023Updated 2 years ago
- System-on-chip design for NOP in NSCSCC 2023.☆12Aug 21, 2023Updated 2 years ago
- 本项目已被合并至官方Chiplab中☆13Jan 13, 2025Updated last year
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆32Apr 13, 2025Updated 10 months ago
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆26Jan 2, 2025Updated last year
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆83Aug 29, 2023Updated 2 years ago
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆32Aug 9, 2024Updated last year
- SeekFree RT1064 Library GCC(VSCode) Porting☆12Oct 8, 2021Updated 4 years ago
- This is a simple implementation of Saavedra-Barrera's paper SAAVEDRA-BARRERA R H. CPU Performance Evaluation and Execution Time Predictio…☆10Nov 23, 2021Updated 4 years ago
- The Unified TileLink Memory Subsystem Tester for XiangShan☆12Jan 7, 2026Updated 2 months ago
- ☆25Updated this week
- Solutions for exercises in Humphreys' GTM 9☆11Feb 18, 2016Updated 10 years ago
- ☆21Updated this week
- A simple MIPS CPU for BUAA CO course (and now NSCSCC).☆10May 15, 2021Updated 4 years ago
- RTL implementation of a ray-tracing GPU☆15Dec 18, 2012Updated 13 years ago
- The Weston Wayland Compositor☆12Oct 11, 2018Updated 7 years ago
- ☆11Dec 23, 2025Updated 2 months ago
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆15Updated this week
- ☆12Sep 12, 2024Updated last year
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Aug 22, 2021Updated 4 years ago
- ☆12Sep 18, 2024Updated last year
- A Flexible Cache Architectural Simulator☆17Sep 16, 2025Updated 5 months ago
- 北邮课程设计与大作业合集☆11Mar 25, 2024Updated last year
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆40Jul 4, 2023Updated 2 years ago
- ☆67Updated this week
- ☆15Updated this week
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆16Feb 17, 2026Updated 2 weeks ago
- NPUcoreLA为2024年全国大学生计算机系统能力大赛-操作系统设计赛-OS内核实现赛道的参赛作品。☆14Oct 23, 2024Updated last year
- ☆15Oct 7, 2021Updated 4 years ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Mar 4, 2024Updated 2 years ago