fluctlight001 / nscscc2022_single_toolsView external linksLinks
龙芯杯个人赛工具包（适用于个人赛的golden_trace工具）
☆62Mar 6, 2024Updated last year
Alternatives and similar repositories for nscscc2022_single_tools
Users that are interested in nscscc2022_single_tools are comparing it to the libraries listed below
Sorting:
- 2022年龙芯杯个人赛 单发射110M（含icache）☆48Aug 22, 2022Updated 3 years ago
- 2022龙芯杯个人赛三等奖作品☆14Oct 11, 2023Updated 2 years ago
- 2024年第八届龙芯杯 LA 个人赛二等奖参赛作品☆23Aug 20, 2024Updated last year
- 龙芯杯2021个人赛决赛 最终代码☆11Sep 1, 2021Updated 4 years ago
- 2020龙芯杯个人赛 简易双发射60M（含ibuffer）☆41Aug 24, 2020Updated 5 years ago
- NSCSCC “龙芯杯” 2024 个人赛 LoongArch 赛道三等奖☆14Aug 17, 2024Updated last year
- A classic five stage pipelined processor☆13Mar 13, 2024Updated last year
- 适用于龙芯杯团队赛入门选手的应急cache模块☆30Mar 13, 2024Updated last year
- NSCSCC2022龙芯杯个人赛，MIPS32，59MHz经典五级流水线架构，易于初学者阅读（计算机组成原理，自己动手写CPU）☆76Mar 19, 2024Updated last year
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆25Jan 25, 2026Updated 3 weeks ago
- NSCSCC 2020 - Yet Another MIPS Processor☆14Aug 7, 2021Updated 4 years ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆32Apr 13, 2025Updated 10 months ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆147Jun 23, 2024Updated last year
- "aura" my super-scalar O3 cpu core☆25May 25, 2024Updated last year
- 本项目已被合并至官方Chiplab中☆13Jan 13, 2025Updated last year
- 计算机组成原理课程32位监控程序☆50Jun 2, 2020Updated 5 years ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆20Apr 7, 2025Updated 10 months ago
- ☆17Jun 24, 2024Updated last year
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Mar 29, 2025Updated 10 months ago
- ☆66Aug 5, 2024Updated last year
- A 32-bit 5-stage RISC-V pipeline processor core with traps, S privilege mode, virtual memory, cache, branch prediction and TLB. Powered b…☆16Feb 14, 2024Updated 2 years ago
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆119Oct 31, 2024Updated last year
- My RV64 CPU (Work in progress)☆19Dec 22, 2022Updated 3 years ago
- The seL4 microkernel with loongarch support, see official repositories at https://github.com/seL4☆20Jan 30, 2023Updated 3 years ago
- ☆22Aug 11, 2024Updated last year
- 为了更好地帮助后来的同学参加龙芯杯，草拟了这份建议，望对后来人有所帮助☆134Oct 24, 2020Updated 5 years ago
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆32Aug 9, 2024Updated last year
- a website for accessing many models through api（deepseek、Qwen、Hunyuan etc.）☆17Jul 12, 2025Updated 7 months ago
- 基于LoongArch32/MIPS32指令集的七级流水线CPU。2023年龙芯杯（NSCSCC）个人赛参赛作品。☆36Apr 24, 2025Updated 9 months ago
- 西工大计算机专业课程攻略 | npu-cs/Course-Material☆117Nov 5, 2025Updated 3 months ago
- A LoongArch pipeline CPU. Project of Computer Architecture Lab @UCAS.☆32May 29, 2024Updated last year
- 一生一芯 ， ysyx ， npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆34Jul 17, 2022Updated 3 years ago
- NSCSCC 信息整合☆251Feb 23, 2021Updated 4 years ago
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆625Aug 13, 2024Updated last year
- Unofficial mirror of sourceware binutils-gdb repository. Updated daily.☆11Mar 21, 2023Updated 2 years ago
- fpga i2c slave verilog hdl rtl☆16Nov 26, 2015Updated 10 years ago
- ☆21Feb 2, 2026Updated last week
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆14Jul 31, 2024Updated last year
- The Weston Wayland Compositor☆11Oct 11, 2018Updated 7 years ago