☆18Jun 3, 2019Updated 6 years ago
Alternatives and similar repositories for RTL_NAND_Flash_controller
Users that are interested in RTL_NAND_Flash_controller are comparing it to the libraries listed below
Sorting:
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 4 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆102Aug 9, 2024Updated last year
- - Designed a Nand Flash Controller, Flash Memory and Buffer (Design Target : Samsung K9F1G08R0A NAND Flash). - Implemented operations : …☆21Apr 15, 2018Updated 7 years ago
- ☆45Apr 11, 2017Updated 8 years ago
- Pipeline CPU of MIPS architecture with L1 Data Cache by Verilog☆20Mar 11, 2021Updated 4 years ago
- A low level simulator for NAND Flash controller with read, write and erase operations with flash translation layer (FTL) for page allocat…☆17Sep 21, 2019Updated 6 years ago
- AHB-APB Bridge RTL Design☆16Apr 19, 2018Updated 7 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Apr 15, 2021Updated 4 years ago
- Synthesizable and Parameterized Cache Controller in Verilog☆45Jun 13, 2023Updated 2 years ago
- A VHDL code generator for wallace tree multiplier☆10Apr 15, 2020Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆33Oct 31, 2021Updated 4 years ago
- ☆31Aug 8, 2020Updated 5 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆38Jun 2, 2021Updated 4 years ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- 多核处理器 ;ring network , four core, shared space memory ,directory-based cache coherency☆26Aug 28, 2016Updated 9 years ago
- A Verilog implementation of a processor cache.☆36Dec 29, 2017Updated 8 years ago
- Example designs for using Ethernet FMC without a processor (ie. state machine based)☆34Feb 19, 2026Updated 2 weeks ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- AXI4 BFM in Verilog☆36Dec 13, 2016Updated 9 years ago
- [EMNLP 2025] The official implementation of "Zero-shot Multimodal Document Retrieval via Cross-Modal Question Generation"☆15Aug 26, 2025Updated 6 months ago
- ☆12Aug 26, 2016Updated 9 years ago
- RTL Design and Implementation of High Performance Algorithm Logic Units☆15Oct 1, 2019Updated 6 years ago
- BlueDBM hw/sw implementation using the bluespecpcie PCIe library☆12Dec 25, 2022Updated 3 years ago
- The Soldier Health Monitoring and Position Tracking System allows the military personnel to track the current GPS position of a soldier a…☆11Dec 27, 2021Updated 4 years ago
- DDRFW-UTIL tool repository☆14Feb 11, 2026Updated 3 weeks ago
- A light-weight hardware oriented synchronous stream cipher.☆12Mar 19, 2022Updated 3 years ago
- Extending BookSim2.0 and HotSpot6.0 for Power, Performance and Thermal evaluation of 3D NoC Architectures☆12Aug 9, 2019Updated 6 years ago
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 4 years ago
- A Fractional Divider with Delta-Sigma Modulator and Dual-Mode Divider for Phase-Locked Loop☆16Apr 25, 2021Updated 4 years ago
- A Mac utility to automatically disable AWDL to reduce lag spikes when playing online games☆21Feb 21, 2026Updated last week
- A tool to run litmus tests on bare-metal hardware☆13Mar 13, 2017Updated 8 years ago
- Portable Coroutine Library (unofficial fork -- original by Davide Libenzi http://www.xmailserver.org/libpcl.html )☆10Feb 28, 2011Updated 15 years ago
- Flutter embedder for Tizen☆13Feb 24, 2026Updated last week
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- GSI Timing Gateware and Tools☆14Feb 25, 2026Updated last week
- Tensor Processing Unit implementation in Verilog☆13Mar 18, 2025Updated 11 months ago
- ☆14Feb 23, 2026Updated last week
- 开发环境是Windows 10, Quartus。硬件开发语言是Verilog。 利用FPGA开发的智能小车，分为两个部分，控制器部分和小车部分，通过蓝牙信号进行连接。 控制部分可以通过加速度传感器检测手势，从而控制小车的前后左右。 加速度传感器还可以检测人体是否摔倒…☆13Mar 10, 2019Updated 6 years ago
- MIPS Processor, BNN Accelerator, AXI4 interface, Cache Controller and LRU replacement☆13Nov 4, 2022Updated 3 years ago