☆20Jun 3, 2019Updated 7 years ago
Alternatives and similar repositories for RTL_NAND_Flash_controller
Users that are interested in RTL_NAND_Flash_controller are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 5 years ago
- - Designed a Nand Flash Controller, Flash Memory and Buffer (Design Target : Samsung K9F1G08R0A NAND Flash). - Implemented operations : …☆22Apr 15, 2018Updated 8 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆115May 8, 2026Updated 5 months ago
- Pipeline CPU of MIPS architecture with L1 Data Cache by Verilog☆20Mar 11, 2021Updated 5 years ago
- ☆47Apr 11, 2017Updated 9 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- AHB-APB Bridge RTL Design☆16Apr 19, 2018Updated 8 years ago
- Design a cache by using Verilog☆13Jan 12, 2017Updated 9 years ago
- AXI-4 RAM Tester Component☆21Aug 5, 2020Updated 6 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆24Apr 15, 2021Updated 5 years ago
- A low level simulator for NAND Flash controller with read, write and erase operations with flash translation layer (FTL) for page allocat…☆20Sep 21, 2019Updated 7 years ago
- Synthesizable and Parameterized Cache Controller in Verilog☆49Jun 13, 2023Updated 3 years ago
- NAND flash reader based on FTDI FT2232 IC in bit-bang IO mode☆21Feb 25, 2018Updated 8 years ago
- This script builds the UVM register model, based on pre-defined address map in markdown (mk) style☆12Mar 23, 2018Updated 8 years ago
- Haar wavelet based Discrete wavelet transform for ECG feature extraction in Verilog☆20Jul 21, 2015Updated 11 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆27May 31, 2021Updated 5 years ago
- 多核处理器 ;ring network , four core, shared space memory ,directory-based cache coherency☆26Aug 28, 2016Updated 10 years ago
- ☆31Aug 8, 2020Updated 6 years ago
- A convolution based 3x3 GaussianBlur implementation using ARM NEON assembly engine☆10Jan 20, 2019Updated 7 years ago
- Python tools for generating and testing SPICE netlists/waveforms involving crossbar memory arrays in various configurations☆14Jan 22, 2020Updated 6 years ago
- Simple test of ARM NEON code. Performs a blit to the framebuffer.☆15Jul 23, 2013Updated 13 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 4 years ago
- The new generation chameleon based on NRF52840 makes the performance of card emulation more stable. And gave the chameleon the ability to…☆12Sep 7, 2025Updated last year
- RTL for mipi serialize and deserialize☆11Oct 16, 2017Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- DMA Project using Verilog HDL☆15Dec 26, 2019Updated 6 years ago
- DS1302+LCD1602万年历☆11Jul 26, 2016Updated 10 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆15Jul 28, 2021Updated 5 years ago
- ☆17Feb 16, 2023Updated 3 years ago
- Deprecated, use 'wlink' instead. Command line tool to switch WCH-LinkE modes between DAP and RV from host.☆11Nov 24, 2024Updated last year
- Open-channel SSD on Cosmos-plus OpenSSD☆23Sep 11, 2018Updated 8 years ago
- ☆11Jun 28, 2020Updated 6 years ago
- 倪海厦-人纪学习笔记☆10Apr 4, 2024Updated 2 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆16Oct 7, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆14Mar 30, 2023Updated 3 years ago
- Dummy package and node for ROS2 GDB debugging☆11Sep 3, 2020Updated 6 years ago
- “车载诊断系统（On-Board Diagnostic）” 数据采集，采用C++编写技术模块 LibEvent封装、log模块、线程CThread的封装、锁模块☆11Nov 20, 2017Updated 8 years ago
- This is a BCH encoder/decoder for NAND flash based on the code from Micron.☆13Aug 13, 2019Updated 7 years ago
- 其他EDA文件转嘉立创免费打样Gerber☆15Dec 25, 2023Updated 2 years ago
- AXI4 BFM in Verilog☆37Dec 13, 2016Updated 9 years ago
- A Verilog implementation of a processor cache.☆40Dec 29, 2017Updated 8 years ago