mattvenn / fpga-fftLinks
☆12Updated 5 years ago
Alternatives and similar repositories for fpga-fft
Users that are interested in fpga-fft are comparing it to the libraries listed below
Sorting:
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆18Updated 8 months ago
- Repository containing the DSP gateware cores☆14Updated this week
- VHDL PCIe Transceiver☆31Updated 5 years ago
- Time to Digital Converter (TDC)☆34Updated 4 years ago
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆22Updated 2 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆28Updated last month
- Projects published on controlpaths.com and hackster.io☆42Updated 3 years ago
- LiteX-based gateware for LimeSDR boards.☆17Updated this week
- Triple Modular Redundancy☆28Updated 6 years ago
- development interface mil-std-1553b for system on chip☆23Updated 7 years ago
- VHDL Library for implementing common DSP functionality.☆30Updated 7 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- An open-source Xilinx Kria SOM Carrier for high-speed camera design☆28Updated last year
- Bitstream relocation and manipulation tool.☆50Updated 3 years ago
- Network protocol libraries for VHDL test benches☆13Updated 6 months ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆31Updated 3 years ago
- Verilog IP Cores & Tests☆13Updated 7 years ago
- PNG encoder, implemented in VHDL☆23Updated last year
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆25Updated last year
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- Approximate arithmetic circuits for FPGAs☆11Updated 5 years ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- SAR ADC on tiny tapeout☆43Updated 10 months ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 3 years ago
- A CIC filter implemented in Verilog☆23Updated 10 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆41Updated 8 years ago
- DSP WishBone Compatible Cores☆14Updated 11 years ago
- A current mode buck converter on the SKY130 PDK☆34Updated 4 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆40Updated this week
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆47Updated last year