ecelab-org / Split-Chip_authentication
An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.
☆15Updated 5 years ago
Alternatives and similar repositories for Split-Chip_authentication:
Users that are interested in Split-Chip_authentication are comparing it to the libraries listed below
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆10Updated 5 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆17Updated 5 years ago
- ☆12Updated 9 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆38Updated 5 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- Verilog for a SECDED Hsaio ECC and a DEC ECC. Power, delay, and area are compared for Berkeley MASIC EEW241B - Advanced Digital Integrate…☆42Updated 9 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆48Updated 3 years ago
- Engineering Program on RTL Design for FPGA Accelerator☆27Updated 4 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆24Updated 3 years ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆21Updated 7 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆36Updated 2 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆14Updated 4 years ago
- Hamming ECC Encoder and Decoder to protect memories☆29Updated 3 weeks ago
- The memory model was leveraged from micron.☆22Updated 6 years ago
- The Verilog source code for DRUM approximate multiplier.☆29Updated last year
- Generic FIFO implementation with optional FWFT☆55Updated 4 years ago
- Implementation of the PCIe physical layer☆33Updated last month
- DMA Hardware Description with Verilog☆12Updated 5 years ago
- Implementation of RSA algorithm on FPGA using Verilog☆26Updated 6 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11Updated 3 years ago
- A 32 point radix-2 FFT module written in Verilog☆22Updated 4 years ago
- USB -> AXI Debug Bridge☆35Updated 3 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆43Updated 3 years ago
- Asynchronous fifo in verilog☆32Updated 8 years ago
- Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Squ…☆47Updated 6 months ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆29Updated last year
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆17Updated last year
- A reference book on System-on-Chip Design☆22Updated 10 months ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆20Updated 3 years ago
- RISC-V instruction set extensions for SM4 block cipher☆19Updated 4 years ago