ecelab-org / Split-Chip_authentication
An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.
☆15Updated 5 years ago
Alternatives and similar repositories for Split-Chip_authentication:
Users that are interested in Split-Chip_authentication are comparing it to the libraries listed below
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆10Updated 5 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆17Updated 5 years ago
- Repository to store all design and testbench files for Senior Design☆17Updated 4 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆25Updated 3 years ago
- Elgamal's over Elliptic Curves☆19Updated 6 years ago
- Hamming ECC Encoder and Decoder to protect memories☆31Updated last month
- Implementing Different Adder Structures in Verilog☆62Updated 5 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆30Updated last year
- Asynchronous FIFO for transferring data between two asynchronous clock domains☆16Updated 8 years ago
- RISC-V instruction set extensions for SM4 block cipher☆19Updated 5 years ago
- Verilog for a SECDED Hsaio ECC and a DEC ECC. Power, delay, and area are compared for Berkeley MASIC EEW241B - Advanced Digital Integrate…☆44Updated 9 years ago
- ☆13Updated 9 years ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆21Updated 7 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163)☆19Updated 7 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆14Updated 7 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆48Updated 3 years ago
- ArmleoCPU - RISC-V CPU RV64GC, SMP, Linux, Doom. Work in progress to execute first instruction with new feature set☆6Updated 2 years ago
- This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Ellip…☆31Updated 6 years ago
- A simple implementation of the Karatsuba multiplication algorithm☆11Updated last year
- DMA Hardware Description with Verilog☆13Updated 5 years ago
- ☆20Updated last year
- few python scripts to clone all IP cores from opencores.org☆20Updated last year
- A simple, scalable, source-synchronous, all-digital DDR link☆23Updated last month
- a 2048 bit RSA verilog project basing on Montgomery , Karatsuba multiplier☆22Updated 3 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆19Updated last month
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆38Updated 5 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆48Updated 2 months ago
- Custom Coprocessor Interface for VexRiscv☆9Updated 6 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆36Updated 2 years ago