ecelab-org / Split-Chip_authenticationLinks
An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.
☆17Updated 5 years ago
Alternatives and similar repositories for Split-Chip_authentication
Users that are interested in Split-Chip_authentication are comparing it to the libraries listed below
Sorting:
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆10Updated 5 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆41Updated 5 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆19Updated 6 years ago
- Asynchronous FIFO for transferring data between two asynchronous clock domains☆18Updated 9 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- RISC-V instruction set extensions for SM4 block cipher☆20Updated 5 years ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆23Updated 7 years ago
- Repository to store all design and testbench files for Senior Design☆20Updated 5 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆30Updated 4 months ago
- An FPGA Implementation of Arbiter PUF with 4x4 Switch Blocks☆15Updated 5 years ago
- ☆13Updated 10 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- FPGA implementation of a physical unclonable function for authentication☆33Updated 8 years ago
- A simple implementation of the Karatsuba multiplication algorithm☆11Updated 7 months ago
- Verilog for a SECDED Hsaio ECC and a DEC ECC. Power, delay, and area are compared for Berkeley MASIC EEW241B - Advanced Digital Integrate…☆49Updated 10 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆31Updated 3 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆48Updated 3 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- Ring Oscillator Physically Unclonable Funtion☆25Updated 4 years ago
- few python scripts to clone all IP cores from opencores.org☆24Updated last year
- Implementation of RSA algorithm on FPGA using Verilog☆28Updated 7 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆29Updated last year
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Updated 8 years ago
- General Purpose AXI Direct Memory Access☆61Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week
- Elgamal's over Elliptic Curves☆19Updated 6 years ago
- This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Ellip…☆31Updated 7 years ago
- Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.☆17Updated 5 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆20Updated 2 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago