ecelab-org / Split-Chip_authentication
An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.
☆16Updated 5 years ago
Alternatives and similar repositories for Split-Chip_authentication:
Users that are interested in Split-Chip_authentication are comparing it to the libraries listed below
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆10Updated 5 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆18Updated 5 years ago
- RISC-V instruction set extensions for SM4 block cipher☆20Updated 5 years ago
- ☆13Updated 10 years ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆22Updated 7 years ago
- Repository to store all design and testbench files for Senior Design☆18Updated 5 years ago
- Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163)☆19Updated 7 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆26Updated 3 years ago
- This is a Verilog algorithm which takes 8bits and encrypts the data for the purpose of secure communication based on the concept of Ellip…☆31Updated 6 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆38Updated 5 years ago
- Elgamal's over Elliptic Curves☆19Updated 6 years ago
- FPGA implementation of a cryptographically secure physical unclonable function based on learning parity with noise problem.☆15Updated 7 years ago
- a 2048 bit RSA verilog project basing on Montgomery , Karatsuba multiplier☆22Updated 3 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆48Updated 3 years ago
- Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.☆17Updated 4 years ago
- Verilog for a SECDED Hsaio ECC and a DEC ECC. Power, delay, and area are compared for Berkeley MASIC EEW241B - Advanced Digital Integrate…☆44Updated 10 years ago
- SHA3 (KECCAK)☆18Updated 10 years ago
- FPGA implementation of a physical unclonable function for authentication☆32Updated 8 years ago
- An FPGA Implementation of Arbiter PUF with 4x4 Switch Blocks☆15Updated 4 years ago
- FPGA implementation of Chinese SM4 encryption algorithm.☆52Updated 7 years ago
- Engineering Program on RTL Design for FPGA Accelerator☆29Updated 4 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆25Updated last week
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆31Updated last year
- Asynchronous FIFO for transferring data between two asynchronous clock domains☆17Updated 8 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆18Updated 8 months ago
- 4096bit RSA project, with verilog code, python test code, etc☆45Updated 5 years ago
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆11Updated last month
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- ☆20Updated 2 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago