general-cores
☆21Jul 16, 2025Updated 11 months ago
Alternatives and similar repositories for general-cores
Users that are interested in general-cores are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 3 months ago
- mirror of https://git.elphel.com/Elphel/eddr3☆42Oct 16, 2017Updated 8 years ago
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- Open source radio astronomy hardware☆12Oct 13, 2017Updated 8 years ago
- Example of Test Driven Design with VUnit☆16Nov 22, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SystemVerilog Logger☆19Apr 6, 2026Updated 3 months ago
- LiteX based White Rabbit PCIe NIC developped for Warsaw University of Technology.☆23May 28, 2026Updated last month
- Control and status register code generator toolchain☆198May 5, 2026Updated 2 months ago
- Revision Control Labs and Materials☆26Jan 23, 2018Updated 8 years ago
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆20Jul 28, 2025Updated 11 months ago
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- Open source firmware for MMC controllers☆46May 28, 2025Updated last year
- A simple makefile for C and C++ projects.☆12Mar 21, 2015Updated 11 years ago
- RISC-V soft-core PEs for TaPaSCo☆24Jan 30, 2026Updated 5 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A Bluespec SystemVerilog library of miscellaneous components☆18May 19, 2026Updated last month
- Hardware and script files related to dynamic partial reconfiguration☆11Mar 16, 2018Updated 8 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- cryptography ip-cores in vhdl / verilog☆42Feb 20, 2021Updated 5 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- Library for reading Xilinx .bit bitstream file headers with metadata extraction☆14Apr 7, 2026Updated 2 months ago
- VHDL Library for implementing common DSP functionality.☆33Oct 5, 2018Updated 7 years ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆69Feb 16, 2026Updated 4 months ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆17Jul 17, 2016Updated 9 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- VHDL related news.☆27Updated this week
- Wishbone to AXI bridge (VHDL)☆49Aug 29, 2019Updated 6 years ago
- Chisel3 implementation of IEEE-754 compliant floating point data type (logic & representation)☆11Dec 16, 2019Updated 6 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- High performance embedded systems for stereoscopic vision☆11Jul 23, 2019Updated 6 years ago
- A library of verilog and vhdl modules☆15Nov 13, 2018Updated 7 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Jun 29, 2019Updated 7 years ago
- FPGA Development toolset☆20Jun 15, 2017Updated 9 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Open source FPGA cores for digital signal processing (push mirror from gitlab.com/theseus-cores/theseus-cores)☆16Aug 16, 2021Updated 4 years ago
- Low Density Parity Check Decoder☆19Sep 12, 2016Updated 9 years ago
- FPGA board-level debugging and reverse-engineering tool☆43Mar 24, 2023Updated 3 years ago
- Virtual development board for HDL design☆42Mar 31, 2023Updated 3 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆74Jun 26, 2026Updated last week
- A reconfigurable logic circuit made of identical rotatable tiles.☆26Nov 15, 2021Updated 4 years ago
- TCL framework to package Vivado IP-Cores☆14May 18, 2022Updated 4 years ago