general-cores
☆21Jul 16, 2025Updated last year
Alternatives and similar repositories for general-cores
Users that are interested in general-cores are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 7 months ago
- LiteX based White Rabbit PCIe NIC developped for Warsaw University of Technology.☆28Updated this week
- Real Digital Vivado IP Library☆10Nov 13, 2022Updated 3 years ago
- ChimeraTK core library: Provide (client) access to hardware devices and other control system applications.☆12Updated this week
- A library of verilog and vhdl modules☆15Nov 13, 2018Updated 7 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Example of Test Driven Design with VUnit☆16Nov 22, 2021Updated 4 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆42Oct 16, 2017Updated 9 years ago
- VHDL implementation of CCSDS123 compression standard☆13Mar 30, 2019Updated 7 years ago
- Interfacing VHDL and foreign languages with VUnit☆16Feb 20, 2020Updated 6 years ago
- SystemVerilog Logger☆19Apr 6, 2026Updated 7 months ago
- An open-source HDL register code generator fast enough to run in real time.☆92Updated this week
- Library with VHDL cores implementing Advanced Microcontroller Bus Architecture 5 (AMBA5) specifications such as APB, AHB, AXI, and AXI-St…☆19Oct 4, 2026Updated last month
- SCons (make-like) scripts for building FPGA code with Xilinx tools☆18Jul 16, 2012Updated 14 years ago
- ☆33Jul 15, 2026Updated 3 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- WISHBONE Interconnect☆11Oct 1, 2017Updated 9 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 10 years ago
- Open source firmware for MMC controllers☆47May 28, 2025Updated last year
- Wishbone to AXI bridge (VHDL)☆51Aug 29, 2019Updated 7 years ago
- a Python framework for managing embedded HW/SW projects☆24Oct 14, 2026Updated 3 weeks ago
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆14Dec 20, 2016Updated 9 years ago
- GPSDO PTP Master☆11Jun 10, 2024Updated 2 years ago
- Hardware Design, Exploration, and Code Generation for SoC Designers☆12Dec 15, 2019Updated 6 years ago
- mirror of https://git.elphel.com/Elphel/x393☆40Mar 16, 2023Updated 3 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- cryptography ip-cores in vhdl / verilog☆43Feb 20, 2021Updated 5 years ago
- nvc + xsim = encrypted IP and, quite possibly, eternal glory☆24Oct 27, 2026Updated last week
- RISC-V soft-core PEs for TaPaSCo☆24Jul 24, 2026Updated 3 months ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- Business Rule Engine Hardware Accelerator☆15Jun 18, 2020Updated 6 years ago
- FPGA Implementation of a TRS-80 Model 1☆16Jul 16, 2026Updated 3 months ago
- HDLBoard - Write VHDL/Verilog and watch it run on a virtual board☆12Updated this week
- Library for reading Xilinx .bit bitstream file headers with metadata extraction☆14Apr 7, 2026Updated 6 months ago
- Open Component Portability Infrastructure☆62May 1, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A collection of Opal Kelly provided design resources☆19Updated this week
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆42Feb 24, 2025Updated last year
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆70Feb 16, 2026Updated 8 months ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆17Jul 17, 2016Updated 10 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- a collection of open sourced VHDL for cryptography☆12Aug 10, 2018Updated 8 years ago
- A Bluespec SystemVerilog library of miscellaneous components☆18Jul 10, 2026Updated 3 months ago