general-cores
☆21Jul 16, 2025Updated 9 months ago
Alternatives and similar repositories for general-cores
Users that are interested in general-cores are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated last month
- mirror of https://git.elphel.com/Elphel/eddr3☆42Oct 16, 2017Updated 8 years ago
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- Open source radio astronomy hardware☆12Oct 13, 2017Updated 8 years ago
- Example of Test Driven Design with VUnit☆16Nov 22, 2021Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SystemVerilog Logger☆19Apr 6, 2026Updated last month
- ChimeraTK core library: Provide (client) access to hardware devices and other control system applications.☆12Apr 1, 2026Updated last month
- An open-source HDL register code generator fast enough to run in real time.☆88Apr 27, 2026Updated last week
- LiteX based White Rabbit PCIe NIC developped for Warsaw University of Technology.☆23Mar 3, 2026Updated 2 months ago
- Control and status register code generator toolchain☆192Apr 16, 2026Updated 2 weeks ago
- Revision Control Labs and Materials☆26Jan 23, 2018Updated 8 years ago
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆19Jul 28, 2025Updated 9 months ago
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- Open source firmware for MMC controllers☆46May 28, 2025Updated 11 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A simple makefile for C and C++ projects.☆12Mar 21, 2015Updated 11 years ago
- RISC-V soft-core PEs for TaPaSCo☆23Jan 30, 2026Updated 3 months ago
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆14Dec 20, 2016Updated 9 years ago
- A Bluespec SystemVerilog library of miscellaneous components☆18Apr 28, 2026Updated last week
- Hardware and script files related to dynamic partial reconfiguration☆11Mar 16, 2018Updated 8 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- cryptography ip-cores in vhdl / verilog☆42Feb 20, 2021Updated 5 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- VHDL Library for implementing common DSP functionality.☆31Oct 5, 2018Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆68Feb 16, 2026Updated 2 months ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Jul 17, 2016Updated 9 years ago
- VHDL related news.☆27Updated this week
- Wishbone to AXI bridge (VHDL)☆47Aug 29, 2019Updated 6 years ago
- Chisel3 implementation of IEEE-754 compliant floating point data type (logic & representation)☆11Dec 16, 2019Updated 6 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆35Jul 10, 2016Updated 9 years ago
- A library of verilog and vhdl modules☆15Nov 13, 2018Updated 7 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Jun 29, 2019Updated 6 years ago
- FPGA Development toolset☆20Jun 15, 2017Updated 8 years ago
- Open source FPGA cores for digital signal processing (push mirror from gitlab.com/theseus-cores/theseus-cores)☆16Aug 16, 2021Updated 4 years ago
- Low Density Parity Check Decoder☆19Sep 12, 2016Updated 9 years ago
- FPGA board-level debugging and reverse-engineering tool☆39Mar 24, 2023Updated 3 years ago
- development interface mil-std-1553b for system on chip☆24Feb 2, 2018Updated 8 years ago
- Virtual development board for HDL design☆42Mar 31, 2023Updated 3 years ago