lnls-dig / general-coresLinks
general-cores
☆21Updated 3 months ago
Alternatives and similar repositories for general-cores
Users that are interested in general-cores are comparing it to the libraries listed below
Sorting:
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- Extensible FPGA control platform☆61Updated 2 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆66Updated 3 weeks ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆35Updated 8 months ago
- Library of reusable VHDL components☆28Updated last year
- Small footprint and configurable JESD204B core☆47Updated last week
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆68Updated last month
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆32Updated 8 years ago
- VHDL PCIe Transceiver☆31Updated 5 years ago
- LMAC Core1 - Ethernet 1G/100M/10M☆18Updated 2 years ago
- ☆33Updated 2 years ago
- A collection of Opal Kelly provided design resources☆17Updated 2 months ago
- USB Full Speed PHY☆46Updated 5 years ago
- Verilog Repository for GIT☆33Updated 4 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- This repository contains synthesizable examples which use the PoC-Library.☆38Updated 4 years ago
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆30Updated 9 months ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆30Updated 3 years ago
- Triple Modular Redundancy☆27Updated 6 years ago
- Wishbone to AXI bridge (VHDL)☆42Updated 6 years ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆24Updated last year
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- Repository containing the DSP gateware cores☆13Updated 3 weeks ago
- Open FPGA Modules☆24Updated last year
- Fixed-point math library with VHDL, Python and MATLAB support☆28Updated 2 weeks ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 13 years ago
- MMC (and derivative standards) host controller☆24Updated 5 years ago