bhunt2 / DDR4SimLinks
DDR4 Simulation Project in System Verilog
☆41Updated 11 years ago
Alternatives and similar repositories for DDR4Sim
Users that are interested in DDR4Sim are comparing it to the libraries listed below
Sorting:
- ☆67Updated 4 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 7 months ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- PCI Express controller model☆66Updated 3 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆30Updated 3 months ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- Register-based and RAM-based FIFOs designed in Verilog/System Verilog.☆19Updated last year
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆66Updated last year
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- General Purpose AXI Direct Memory Access☆59Updated last year
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- Hamming ECC Encoder and Decoder to protect memories☆34Updated 8 months ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Updated 2 years ago
- ☆21Updated 5 years ago
- Verilog implementation of a 4-way Set associative cache with a write buffer (write) policy and FIFO replacement policy☆41Updated 8 years ago
- DMA Hardware Description with Verilog☆17Updated 5 years ago
- Implementation of the PCIe physical layer☆48Updated 2 months ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Updated 9 months ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆47Updated 3 years ago
- LIS Network-on-Chip Implementation☆31Updated 9 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆65Updated 4 months ago
- pulp_soc is the core building component of PULP based SoCs☆80Updated 6 months ago