vladniculescu / High-Speed-FPGA-based-Data-Acquisition-System-100MSPSLinks
☆18Updated 2 years ago
Alternatives and similar repositories for High-Speed-FPGA-based-Data-Acquisition-System-100MSPS
Users that are interested in High-Speed-FPGA-based-Data-Acquisition-System-100MSPS are comparing it to the libraries listed below
Sorting:
- Controller for i2c EEPROM chip in Verilog for Mojo FPGA board☆24Updated 9 years ago
- spi memory controller☆22Updated 8 years ago
- Testbenches for HDL projects☆21Updated this week
- JESD204b modules in VHDL☆30Updated 6 years ago
- AHB Bus lite v3.0☆16Updated 6 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆10Updated 5 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆22Updated 6 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆16Updated 11 months ago
- ☆25Updated 3 months ago
- A collection of phase locked loop (PLL) related projects☆111Updated last year
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆32Updated 5 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆58Updated 3 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Updated 7 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆72Updated 3 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- Open FPGA Modules☆24Updated last year
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- SPI Master Core clone from OpenCores☆11Updated 12 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆29Updated 2 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆62Updated 3 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 3 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 13 years ago
- FIR,FFT based on Verilog☆13Updated 7 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- SPI-Flash XIP Interface (Verilog)☆45Updated 4 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Updated 9 years ago
- SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs☆17Updated 5 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 3 years ago