☆19Oct 11, 2023Updated 2 years ago
Alternatives and similar repositories for High-Speed-FPGA-based-Data-Acquisition-System-100MSPS
Users that are interested in High-Speed-FPGA-based-Data-Acquisition-System-100MSPS are comparing it to the libraries listed below
Sorting:
- SDR-Transceiver☆10Dec 30, 2019Updated 6 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆13Apr 1, 2020Updated 5 years ago
- 本信号处理板主要由FPGA芯片和CYUSB3.0 芯片组成,其中FPGA模块主要完成与相关外设的交互，CYUSB3.0主要完成协议数据的传输。 2.2.1 FPGA模块 处理流程： 1. 链路初始化： 在上位机完成USB固件的下载，并读取…☆29Nov 9, 2015Updated 10 years ago
- FPGA for uSDR☆20Feb 22, 2026Updated 2 weeks ago
- Verilog language support in Atom☆18Jun 30, 2019Updated 6 years ago
- CMU 18545 FPGA project -- Multi-channel ultrasound data acquisition and beamforming system.☆81Apr 27, 2016Updated 9 years ago
- 软件无线电，使用FPGA进行正交解调。☆23Feb 18, 2019Updated 7 years ago
- The FPGA design for the FreeSRP's Artix 7 FPGA☆26Apr 12, 2017Updated 8 years ago
- A Time to Digital Converter designed for Xilinx 7-Series FPGAs☆36Jan 21, 2021Updated 5 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆70Sep 14, 2021Updated 4 years ago
- VHDL Library for implementing common DSP functionality.☆31Oct 5, 2018Updated 7 years ago
- Triple Modular Redundancy☆30Sep 4, 2019Updated 6 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆33Aug 7, 2021Updated 4 years ago
- Design real-time image processing, object recognition and PID control for Autonomous Drone.☆35Nov 26, 2017Updated 8 years ago
- Verilog Repository for GIT☆35May 4, 2021Updated 4 years ago
- ☆34Nov 26, 2019Updated 6 years ago
- ☆13Aug 25, 2022Updated 3 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆32Aug 31, 2020Updated 5 years ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆90Sep 12, 2018Updated 7 years ago
- FPGA based 30ps RMS TDCs☆91Mar 18, 2018Updated 7 years ago
- Time to Digital Converter (TDC)☆36Dec 27, 2020Updated 5 years ago
- FPGA implementation of pose detection with Kalman filter. (verilog)☆37Mar 30, 2022Updated 3 years ago
- FPGA-based stochastic gradient descent (powered by ZipML - Low-precision machine learning on reconfigurable hardware)☆33Feb 10, 2020Updated 6 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- Projects published on controlpaths.com and hackster.io☆42Jul 18, 2022Updated 3 years ago
- FPGA Low latency 10GBASE-R PCS☆12May 23, 2023Updated 2 years ago
- FIR band-pass filter using Verilog HDL.☆12Sep 6, 2020Updated 5 years ago
- ☆12Nov 8, 2025Updated 4 months ago
- Embedded Microprocessor System Design using FPGAs 1. edition ISBN:☆12Apr 1, 2025Updated 11 months ago
- SHA-256 IP core for ZedBoard (Zynq SoC)☆31Jun 22, 2018Updated 7 years ago
- A project demonstrate how to config ad9361 to TX mode☆11Dec 9, 2018Updated 7 years ago
- TDC1000 and TDC7200 communication driver☆10Feb 22, 2023Updated 3 years ago
- Robotics Learning Note☆11Jun 22, 2018Updated 7 years ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- A collection of debugging busses developed and presented at zipcpu.com☆44Jan 18, 2024Updated 2 years ago
- A pice to usb3.0 artix-7 FPGA card with M.2 M-Key interface, support pcileech and riffa and etc...☆35Jan 20, 2024Updated 2 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆42Oct 16, 2017Updated 8 years ago
- Verilog implementation of a tapped delay line TDC☆47Sep 27, 2018Updated 7 years ago
- ☆14Jan 22, 2026Updated last month