☆20Oct 11, 2023Updated 3 years ago
Alternatives and similar repositories for High-Speed-FPGA-based-Data-Acquisition-System-100MSPS
Users that are interested in High-Speed-FPGA-based-Data-Acquisition-System-100MSPS are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 本信号处理板主要由FPGA芯片和CYUSB3.0 芯片组成,其中FPGA模块主要完成与相关外设的交互，CYUSB3.0主要完成协议数据的传输。 2.2.1 FPGA模块 处理流程： 1. 链路初始化： 在上位机完成USB固件的下载，并读取…☆32Nov 9, 2015Updated 10 years ago
- RTL implementation of TFlite FPGA accelerator and RISC-V controller. 3D Object Detection based on LiDAR Point Clouds.☆18Jun 24, 2026Updated 3 months ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆14Apr 1, 2020Updated 6 years ago
- ZYNQ-7000 based data transfer through TCP/IP protocol☆13Apr 20, 2023Updated 3 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Jan 8, 2021Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- mirror of https://git.elphel.com/Elphel/eddr3☆42Oct 16, 2017Updated 9 years ago
- Verilog language support in Atom☆18Jun 30, 2019Updated 7 years ago
- The FPGA design for the FreeSRP's Artix 7 FPGA☆25Apr 12, 2017Updated 9 years ago
- Information about the NetFPGA 1G-CML card☆14Nov 3, 2014Updated 11 years ago
- Verilog implementation of a tapped delay line TDC☆51Sep 27, 2018Updated 8 years ago
- FPGA for uSDR☆25Sep 5, 2026Updated last month
- 电子科技大学硕士毕设☆10Jun 4, 2019Updated 7 years ago
- An Open Source Link Protocol and Controller☆29Aug 1, 2021Updated 5 years ago
- BrightEyes Time-tagging module: open-source hardware, a time to digital converter, multi channels, with a resolution of 30 ps designed fo…☆20Oct 30, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Ultra low-noise current controller for laser diodes☆27Sep 16, 2019Updated 7 years ago
- TDC1000 and TDC7200 communication driver☆10Feb 22, 2023Updated 3 years ago
- ADA4522-2ARMZ Lownoise Amp☆13Jul 3, 2022Updated 4 years ago
- 软件无线电，使用FPGA进行正交解调。☆23Feb 18, 2019Updated 7 years ago
- Time to Digital Converter (TDC)☆38Dec 27, 2020Updated 5 years ago
- ☆14Nov 8, 2025Updated 11 months ago
- ☆35Nov 26, 2019Updated 6 years ago
- SoapySDR Red Pitaya module☆10Oct 10, 2026Updated last week
- a derivative of Lar's Arduino GPSDO☆12Jun 5, 2026Updated 4 months ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Python program to calculates the real and imaginary part of the dielectric function, real and imaginary part of the refractive index for …☆12Sep 9, 2015Updated 11 years ago
- High Oscillatory Ordinary Differential Equation Solver in Julia☆18Dec 1, 2024Updated last year
- ☆17Aug 18, 2020Updated 6 years ago
- A simple DDR3 memory controller☆68Aug 20, 2026Updated last month
- Schematic, PCB and source code for a low-cost TDC interface designed for performing RF--Photon correllation for atomic physics experiment…☆11Jun 17, 2020Updated 6 years ago
- ☆12Oct 24, 2024Updated last year
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆93Sep 12, 2018Updated 8 years ago
- Verilog Repository for GIT☆37May 4, 2021Updated 5 years ago
- ☆11Nov 27, 2019Updated 6 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆79Sep 14, 2021Updated 5 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆35Aug 31, 2020Updated 6 years ago
- LWDO-SDR - experimental LF/VLF SDR timing receiver☆16May 13, 2022Updated 4 years ago
- ☆13Aug 25, 2022Updated 4 years ago
- OpenMV Documentation☆27Updated this week
- All thing about SDRPi☆20Mar 17, 2023Updated 3 years ago
- Robotics Learning Note☆11Jun 22, 2018Updated 8 years ago