vladniculescu / High-Speed-FPGA-based-Data-Acquisition-System-100MSPSLinks
☆18Updated last year
Alternatives and similar repositories for High-Speed-FPGA-based-Data-Acquisition-System-100MSPS
Users that are interested in High-Speed-FPGA-based-Data-Acquisition-System-100MSPS are comparing it to the libraries listed below
Sorting:
- Testbenches for HDL projects☆21Updated this week
- JESD204b modules in VHDL☆30Updated 6 years ago
- ☆18Updated 4 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆22Updated 6 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆56Updated 2 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆30Updated 4 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Updated 7 years ago
- ☆30Updated 4 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆41Updated 7 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 3 years ago
- spi memory controller☆22Updated 8 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆60Updated 3 years ago
- SPI Master Core clone from OpenCores☆11Updated 12 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆65Updated 3 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆16Updated 10 months ago
- Controller for i2c EEPROM chip in Verilog for Mojo FPGA board☆24Updated 9 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- XDMA PCIe to DDR4 and GPIO and BRAM for the Innova-2 Flex XCKU15P FPGA☆19Updated last year
- Extensible FPGA control platform☆61Updated 2 years ago
- IP operations in verilog (simulation and implementation on ice40)☆60Updated 5 years ago
- SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs☆17Updated 5 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆67Updated 4 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 13 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆32Updated 5 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 3 years ago
- SPI-Flash XIP Interface (Verilog)☆45Updated 3 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆31Updated 9 years ago
- development interface mil-std-1553b for system on chip☆23Updated 7 years ago
- ☆33Updated last year