vladniculescu / High-Speed-FPGA-based-Data-Acquisition-System-100MSPSLinks
☆19Updated last year
Alternatives and similar repositories for High-Speed-FPGA-based-Data-Acquisition-System-100MSPS
Users that are interested in High-Speed-FPGA-based-Data-Acquisition-System-100MSPS are comparing it to the libraries listed below
Sorting:
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆30Updated 4 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆16Updated 9 months ago
- development interface mil-std-1553b for system on chip☆22Updated 7 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆32Updated 4 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆30Updated 2 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 3 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Updated 7 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 13 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- I2C Master Verilog module☆35Updated 2 months ago
- SPI Master Core clone from OpenCores☆11Updated 11 years ago
- Testbenches for HDL projects☆20Updated last week
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆61Updated 3 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆53Updated 2 years ago
- Gaussian noise generator Verilog IP core☆31Updated 2 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen☆19Updated 10 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆34Updated 6 months ago
- SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs☆17Updated 5 years ago
- SPI-Flash XIP Interface (Verilog)☆43Updated 3 years ago
- Open FPGA Modules☆24Updated 10 months ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Updated 7 years ago
- ☆30Updated 8 years ago
- Ethernet MAC 10/100 Mbps☆85Updated 5 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 3 years ago
- ☆18Updated 4 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆58Updated 3 years ago
- FIR band-pass filter using Verilog HDL.☆12Updated 4 years ago