☆20Oct 11, 2023Updated 2 years ago
Alternatives and similar repositories for High-Speed-FPGA-based-Data-Acquisition-System-100MSPS
Users that are interested in High-Speed-FPGA-based-Data-Acquisition-System-100MSPS are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 本信号处理板主要由FPGA芯片和CYUSB3.0 芯片组成,其中FPGA模块主要完成与相关外设的交互，CYUSB3.0主要完成协议数据的传输。 2.2.1 FPGA模块 处理流程： 1. 链路初始化： 在上位机完成USB固件的下载，并读取…☆31Nov 9, 2015Updated 10 years ago
- CMU 18545 FPGA project -- Multi-channel ultrasound data acquisition and beamforming system.☆87Apr 27, 2016Updated 10 years ago
- RTL implementation of TFlite FPGA accelerator and RISC-V controller. 3D Object Detection based on LiDAR Point Clouds.☆17Jun 24, 2026Updated 2 months ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆14Apr 1, 2020Updated 6 years ago
- ZYNQ-7000 based data transfer through TCP/IP protocol☆13Apr 20, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- mirror of https://git.elphel.com/Elphel/eddr3☆42Oct 16, 2017Updated 8 years ago
- Verilog language support in Atom☆18Jun 30, 2019Updated 7 years ago
- FPGA for uSDR☆25Updated this week
- An Open Source Link Protocol and Controller☆29Aug 1, 2021Updated 5 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆42Jan 12, 2016Updated 10 years ago
- BrightEyes Time-tagging module: open-source hardware, a time to digital converter, multi channels, with a resolution of 30 ps designed fo…☆20Oct 30, 2023Updated 2 years ago
- Ultra low-noise current controller for laser diodes☆26Sep 16, 2019Updated 6 years ago
- TDC1000 and TDC7200 communication driver☆10Feb 22, 2023Updated 3 years ago
- ADA4522-2ARMZ Lownoise Amp☆13Jul 3, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 软件无线 电，使用FPGA进行正交解调。☆23Feb 18, 2019Updated 7 years ago
- Time to Digital Converter (TDC)☆38Dec 27, 2020Updated 5 years ago
- ☆14Nov 8, 2025Updated 9 months ago
- ☆34Nov 26, 2019Updated 6 years ago
- SoapySDR Red Pitaya module☆10Oct 9, 2025Updated 10 months ago
- a derivative of Lar's Arduino GPSDO☆12Jun 5, 2026Updated 3 months ago
- High Oscillatory Ordinary Differential Equation Solver in Julia☆18Dec 1, 2024Updated last year
- A simple DDR3 memory controller☆67Aug 20, 2026Updated 2 weeks ago
- NanoOpt: Deriving potentials for coarse-grained nanoparticles via potential-matching☆12Oct 8, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Schematic, PCB and source code for a low-cost TDC interface designed for performing RF--Photon correllation for atomic physics experiment…☆11Jun 17, 2020Updated 6 years ago
- ☆12Oct 24, 2024Updated last year
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆93Sep 12, 2018Updated 7 years ago
- Verilog Repository for GIT☆37May 4, 2021Updated 5 years ago
- "PLI-TDC: Super Fine Delay-Time Based Physical-Layer Identification with Time-to-Digital Converter for In-Vehicle Networks" ACM ASIACCS 2…☆14Aug 27, 2026Updated last week
- ☆12Nov 27, 2019Updated 6 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆79Sep 14, 2021Updated 4 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆34Aug 31, 2020Updated 6 years ago
- ☆13Aug 25, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- OpenMV Documentation☆27Aug 3, 2026Updated last month
- All thing about SDRPi☆20Mar 17, 2023Updated 3 years ago
- Robotics Learning Note☆11Jun 22, 2018Updated 8 years ago
- HDL and software samples for interfacing the XEM7320 with various SYZYGY peripherals.☆13Nov 14, 2019Updated 6 years ago
- Simple Jupiter Ace implementation for the Ice40 (myStorm BlackIce)☆12Jan 28, 2018Updated 8 years ago
- Gate array reverse engineering☆31Dec 28, 2025Updated 8 months ago
- Stencila for Python☆16Aug 3, 2018Updated 8 years ago