mcgodfrey / i2c-eepromLinks
Controller for i2c EEPROM chip in Verilog for Mojo FPGA board
☆25Updated 9 years ago
Alternatives and similar repositories for i2c-eeprom
Users that are interested in i2c-eeprom are comparing it to the libraries listed below
Sorting:
- ☆34Updated 6 years ago
- USB 2.0 Device IP Core☆74Updated 8 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆72Updated 8 months ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆61Updated 11 months ago
- Ethernet MAC 10/100 Mbps☆83Updated 6 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆76Updated last year
- JESD204b modules in VHDL☆30Updated 6 years ago
- ☆20Updated 4 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆62Updated 3 years ago
- ☆80Updated 3 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆32Updated 5 years ago
- SPI-Flash XIP Interface (Verilog)☆48Updated 4 years ago
- ☆34Updated 4 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆85Updated 4 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆76Updated 2 years ago
- UART -> AXI Bridge☆70Updated 4 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆34Updated 5 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆27Updated 7 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆68Updated 5 years ago
- - Use FPGA to implement MIPI interface; - Get command from PC through USB communication; - Decode command in FPGA☆12Updated 8 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆75Updated 5 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆73Updated 3 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆64Updated 3 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆39Updated 4 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆17Updated last year
- Open-source high performance AXI4-based HyperRAM memory controller☆82Updated 3 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆20Updated 2 years ago
- ☆36Updated 5 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 13 years ago