mcgodfrey / i2c-eeprom
Controller for i2c EEPROM chip in Verilog for Mojo FPGA board
☆25Updated 9 years ago
Alternatives and similar repositories for i2c-eeprom:
Users that are interested in i2c-eeprom are comparing it to the libraries listed below
- SPI-Flash XIP Interface (Verilog)☆36Updated 3 years ago
- USB 2.0 Device IP Core☆61Updated 7 years ago
- ☆28Updated 5 years ago
- 100 MB/s Ethernet MAC Layer Switch☆14Updated 10 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆30Updated 4 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆25Updated 6 years ago
- ☆54Updated 2 years ago
- MIPI CSI-2 RX☆31Updated 3 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆51Updated last month
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆63Updated 3 months ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆42Updated last year
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- QSPI for SoC☆20Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆78Updated 5 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆32Updated 3 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆61Updated 3 years ago
- UART -> AXI Bridge☆60Updated 3 years ago
- Interface Protocol in Verilog☆49Updated 5 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆33Updated 10 months ago
- SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs☆15Updated 5 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆69Updated 2 years ago
- An i2c master controller implemented in Verilog☆32Updated 7 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆68Updated 9 months ago
- Verilog SPI master and slave☆50Updated 9 years ago
- ☆18Updated 4 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆63Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆62Updated 4 years ago
- Imaging application using MIPI and DisplayPort to process image☆23Updated 5 years ago
- JESD204b modules in VHDL☆29Updated 5 years ago