mcgodfrey / i2c-eeprom
Controller for i2c EEPROM chip in Verilog for Mojo FPGA board
☆25Updated 9 years ago
Alternatives and similar repositories for i2c-eeprom:
Users that are interested in i2c-eeprom are comparing it to the libraries listed below
- ☆30Updated 5 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆26Updated 6 years ago
- 100 MB/s Ethernet MAC Layer Switch☆14Updated 10 years ago
- MIPI CSI-2 RX☆31Updated 3 years ago
- ☆59Updated 2 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆31Updated 4 years ago
- USB 2.0 Device IP Core☆66Updated 7 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆19Updated 5 years ago
- Interface Protocol in Verilog☆49Updated 5 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆65Updated 3 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- SPI-Flash XIP Interface (Verilog)☆37Updated 3 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆20Updated 6 years ago
- ☆20Updated 4 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆32Updated 5 years ago
- SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs☆15Updated 5 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 4 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆55Updated 2 months ago
- SERDES-based TDC core for Spartan-6☆18Updated 12 years ago
- configurable cordic core in verilog☆49Updated 10 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆34Updated last year
- QSPI for SoC☆22Updated 5 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆53Updated 4 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆35Updated 3 years ago
- I2C controller core☆39Updated 2 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- DDR3 SDRAM controller☆18Updated 10 years ago