mcgodfrey / i2c-eepromLinks
Controller for i2c EEPROM chip in Verilog for Mojo FPGA board
☆24Updated 9 years ago
Alternatives and similar repositories for i2c-eeprom
Users that are interested in i2c-eeprom are comparing it to the libraries listed below
Sorting:
- ☆31Updated 5 years ago
- USB 2.0 Device IP Core☆70Updated 8 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- ☆79Updated 3 years ago
- SPI-Flash XIP Interface (Verilog)☆45Updated 4 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆32Updated 5 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- minimal code to access ps DDR from PL☆20Updated 6 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆75Updated 3 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆57Updated 3 years ago
- ☆19Updated 4 years ago
- ☆31Updated 4 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆58Updated 8 months ago
- Open-source high performance AXI4-based HyperRAM memory controller☆79Updated 3 years ago
- Testbenches for HDL projects☆21Updated last week
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆75Updated last year
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- ☆24Updated 3 months ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆27Updated 7 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆19Updated 2 years ago
- Build an open source, extremely simple DMA.☆22Updated 6 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Updated 9 years ago
- ☆36Updated 5 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆76Updated 2 years ago