Controller for i2c EEPROM chip in Verilog for Mojo FPGA board
☆27Mar 9, 2016Updated 10 years ago
Alternatives and similar repositories for i2c-eeprom
Users that are interested in i2c-eeprom are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 异步FIFO的内部实现☆25Aug 26, 2018Updated 7 years ago
- hdmi-ts Project☆13Jun 11, 2017Updated 8 years ago
- An i2c master controller implemented in Verilog☆34Jul 26, 2017Updated 8 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆42Oct 16, 2017Updated 8 years ago
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆14Jun 1, 2017Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A configuration controller solution allowing a Zynq device to configure downstream FPGAs☆14Oct 5, 2015Updated 10 years ago
- I2C Slave☆14Jul 17, 2014Updated 11 years ago
- SDRAM controller for MIPSfpga+ system☆24Oct 30, 2020Updated 5 years ago
- Mirror of NeTV FPGA Verilog Code☆15Jan 21, 2012Updated 14 years ago
- I2C master/slave Core☆15Jul 17, 2014Updated 11 years ago
- ☆17Sep 3, 2017Updated 8 years ago
- Pan's 1st Gen RISC-V SoC, contains a 12T multicycle RISC-V32ia core, with an EMIF-like simple bus☆16Oct 21, 2020Updated 5 years ago
- This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…☆25Apr 27, 2023Updated 3 years ago
- Xlinix Kintex 7 based PCIE development board☆40Sep 24, 2023Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Modbus block on FPGA☆14Jul 24, 2020Updated 5 years ago
- JESD204b modules in VHDL☆30Apr 18, 2019Updated 7 years ago
- Xilinx ZynqMP AXI-ACP Adapter☆21Mar 9, 2026Updated last month
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆22Feb 4, 2025Updated last year
- Works in Progress and Experiments for the Innova-2 Flex XCKU15P-based Board☆18Apr 4, 2024Updated 2 years ago
- Yilong's NetFPGA-10G Repo☆13May 7, 2015Updated 10 years ago
- It is a fpga implementation of an i2c master, framebuffer for sdd1306 display☆11May 14, 2021Updated 4 years ago
- 400 nm SiO2 capacitor simulation of interface trap formation with state transitions in Sentaurus TCAD☆16May 26, 2017Updated 8 years ago
- FFT algorithm coded in Verilog. Designed to run on a Xillinx Spartan 6 FPGA board.☆15Jul 19, 2012Updated 13 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆34Nov 26, 2019Updated 6 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆33May 17, 2020Updated 5 years ago
- Open Source Software development Kit for Graphics GPU for Xilinx Zu+ Platform.☆18Feb 28, 2025Updated last year
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆32Jun 8, 2017Updated 8 years ago
- minimal code to access ps DDR from PL☆22Oct 18, 2019Updated 6 years ago
- ☆12Mar 27, 2024Updated 2 years ago
- ☆15Jun 29, 2021Updated 4 years ago
- hostmot2 firmware for the embedded micro mojo v3 fpga☆11Mar 29, 2020Updated 6 years ago
- ESP32-S2-WROVER/WROOM based CANBUS controller thingy.☆12Nov 22, 2022Updated 3 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A port of the DesignStart Cortex-M0 system to the Diligentinc Arty board☆13Sep 7, 2018Updated 7 years ago
- HDMI + GPU-pipeline + FFT☆14Mar 4, 2016Updated 10 years ago
- A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen☆20Dec 5, 2014Updated 11 years ago
- RiscSoC 是一个芯片集成项目，包含了 Cortex-M0、Cortex-M3、MIPS、RISC-V、4-BIT 等内核的 SoC 集成，部分 SoC 使用的自己设计的内核☆12Apr 26, 2022Updated 4 years ago
- AMD Xilinx University Program Vivado tutorial☆46Feb 13, 2023Updated 3 years ago
- native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches☆46Nov 24, 2014Updated 11 years ago
- A user-space port of the altera-stapl driver from the linux kernel☆14Jan 10, 2023Updated 3 years ago