olofk / fifoLinks
Generic FIFO implementation with optional FWFT
☆57Updated 5 years ago
Alternatives and similar repositories for fifo
Users that are interested in fifo are comparing it to the libraries listed below
Sorting:
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆60Updated 4 years ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- Hamming ECC Encoder and Decoder to protect memories☆32Updated 4 months ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 5 years ago
- AMBA bus generator including AXI, AHB, and APB☆101Updated 3 years ago
- IP operations in verilog (simulation and implementation on ice40)☆55Updated 5 years ago
- round robin arbiter☆74Updated 10 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆55Updated last year
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆45Updated 9 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- This is the repository for the IEEE version of the book☆64Updated 4 years ago
- SystemVerilog modules and classes commonly used for verification☆48Updated 4 months ago
- Synopsys Design compiler, VCS and Tetra-MAX☆18Updated 7 years ago
- AXI4 BFM in Verilog☆32Updated 8 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆28Updated 2 years ago
- Asynchronous fifo in verilog☆35Updated 9 years ago
- SDRAM controller with AXI4 interface☆94Updated 5 years ago
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- DMA Hardware Description with Verilog☆14Updated 5 years ago
- ☆58Updated 4 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago