krtkl / snickerdoodle-hls-data-moverView external linksLinks
A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S defaults to 8 bits and AXI-MM to 64 bits)
☆16Aug 29, 2018Updated 7 years ago
Alternatives and similar repositories for snickerdoodle-hls-data-mover
Users that are interested in snickerdoodle-hls-data-mover are comparing it to the libraries listed below
Sorting:
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 4 years ago
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- Repository containing the DSP gateware cores☆14Feb 6, 2026Updated last week
- MIDI synthesizer written in VHDL☆13Apr 3, 2012Updated 13 years ago
- Designing Relocatable FPGA Partitions with Vivado Design Suite☆10Apr 20, 2018Updated 7 years ago
- Asynchronous FIFO for FPGAs☆12Mar 20, 2018Updated 7 years ago
- Tutorial on how to use the AXI ACP on the UltraZed-EG IOCC☆11Jun 13, 2018Updated 7 years ago
- Example design for the Ethernet FMC using an FPGA based hardware packet generator/checker to demonstrate maximum throughput☆12Nov 21, 2024Updated last year
- Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…☆13Aug 14, 2020Updated 5 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 9 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 3 years ago
- LightWeight IP Application Examples for Xilinx FPGA☆15Jan 19, 2016Updated 10 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 7 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆14Aug 29, 2018Updated 7 years ago
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆16Dec 6, 2020Updated 5 years ago
- Interface Xilinx XDMA PCIe with DDR3 using MIG-IP on Artix-7 FPGA using Nitefury dev board☆18Apr 13, 2022Updated 3 years ago
- A complete Linux project for the ZYBO. This project helps me during my first steps with embedded Linux. You can find anything necessary t…☆13Oct 8, 2020Updated 5 years ago
- TCL framework to package Vivado IP-Cores☆14May 18, 2022Updated 3 years ago
- ☆18Sep 16, 2020Updated 5 years ago
- Works in Progress and Experiments for the Innova-2 Flex XCKU15P-based Board☆18Apr 4, 2024Updated last year
- JESD204B core for Migen/MiSoC☆35May 5, 2021Updated 4 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆41Oct 16, 2017Updated 8 years ago
- PS/2 Keyboard IP written in VHDL for Xilinx FPGA☆17Jul 11, 2015Updated 10 years ago
- Synthesizable FIR filters in VHDL☆14Jul 19, 2019Updated 6 years ago
- UART to AXI Stream interface written in VHDL☆18Oct 20, 2022Updated 3 years ago
- Wishbone to AXI bridge (VHDL)☆44Aug 29, 2019Updated 6 years ago
- cryptography ip-cores in vhdl / verilog☆41Feb 20, 2021Updated 4 years ago
- snickerdoodle Linux☆18Sep 10, 2018Updated 7 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Jun 10, 2018Updated 7 years ago
- FPGA Development toolset☆20Jun 15, 2017Updated 8 years ago
- The implementation of AD9371 on KC705☆20Jun 10, 2025Updated 8 months ago
- MMC (and derivative standards) host controller☆25Sep 14, 2020Updated 5 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46May 20, 2021Updated 4 years ago
- VHDL functional blocks with their simulations and test sequences☆20Jan 26, 2026Updated 2 weeks ago
- ☆25Jun 26, 2014Updated 11 years ago
- VHDL Bypass descriptor controller for Xilinx DMA IP for PCIe☆18Oct 23, 2019Updated 6 years ago
- Pinky (8-bit CPU) written in Verilog and an Assembler written in Python 3☆19Oct 14, 2018Updated 7 years ago
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 3 years ago