A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S defaults to 8 bits and AXI-MM to 64 bits)
☆16Aug 29, 2018Updated 8 years ago
Alternatives and similar repositories for snickerdoodle-hls-data-mover
Users that are interested in snickerdoodle-hls-data-mover are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆17Aug 25, 2026Updated 2 months ago
- AES implementations in chisel, PyRTL, VivadoHLS, C++ and Python☆11Apr 18, 2022Updated 4 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- Asynchronous FIFO for FPGAs☆12Mar 20, 2018Updated 8 years ago
- snickerdoodle Linux☆18Sep 10, 2018Updated 8 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Example design for the Ethernet FMC using an FPGA based hardware packet generator/checker to demonstrate maximum throughput☆12Oct 12, 2026Updated 3 weeks ago
- A few tools for doing video processing on the Zybo FPGA board using VHDL☆11Jun 6, 2017Updated 9 years ago
- A series of examples on zybo board for my blog tutorials.☆11Jul 17, 2016Updated 10 years ago
- a benchmark tool for the iip TCP/IP stack☆11Oct 17, 2026Updated 2 weeks ago
- Tutorial on how to use the AXI ACP on the UltraZed-EG IOCC☆11Jun 13, 2018Updated 8 years ago
- ☆12Mar 24, 2023Updated 3 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 4 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆31Apr 25, 2016Updated 10 years ago
- MIDI synthesizer written in VHDL☆13Apr 3, 2012Updated 14 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆10Mar 11, 2024Updated 2 years ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆32Jun 8, 2017Updated 9 years ago
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 5 years ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 7 months ago
- ☆36Aug 19, 2020Updated 6 years ago
- ☆57Dec 10, 2019Updated 6 years ago
- Multi-port BRAM IP for ASIC and FPGA☆14Apr 21, 2021Updated 5 years ago
- TCL framework to package Vivado IP-Cores☆13May 18, 2022Updated 4 years ago
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- Demonstration of the AXI DMA engine on the MicroZed☆27Feb 26, 2021Updated 5 years ago
- Logistic regression FPGA core☆19Apr 7, 2021Updated 5 years ago
- LightWeight IP Application Examples for Xilinx FPGA☆16Jan 19, 2016Updated 10 years ago
- PCIe DMA Subsystem based on Xilinx XAPP1171☆48Jun 6, 2023Updated 3 years ago
- Interface Xilinx XDMA PCIe with DDR3 using MIG-IP on Artix-7 FPGA using Nitefury dev board☆19Apr 13, 2022Updated 4 years ago
- Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…☆13Aug 14, 2020Updated 6 years ago
- Designing Relocatable FPGA Partitions with Vivado Design Suite☆10Apr 20, 2018Updated 8 years ago
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆16Dec 6, 2020Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- JESD204B core for Migen/MiSoC☆37May 5, 2021Updated 5 years ago
- A complete Linux project for the ZYBO. This project helps me during my first steps with embedded Linux. You can find anything necessary t…☆13Oct 8, 2020Updated 6 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆42Oct 16, 2017Updated 9 years ago
- ☆19Jul 9, 2025Updated last year
- KT-Link compatible buffer for the Bus Blaster v3☆14Oct 25, 2013Updated 13 years ago
- FPGA Development toolset☆20Jun 15, 2017Updated 9 years ago