krtkl / snickerdoodle-hls-data-moverLinks
A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S defaults to 8 bits and AXI-MM to 64 bits)
☆15Updated 7 years ago
Alternatives and similar repositories for snickerdoodle-hls-data-mover
Users that are interested in snickerdoodle-hls-data-mover are comparing it to the libraries listed below
Sorting:
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Updated 7 years ago
- IP Cores that can be used within Vivado☆26Updated 4 years ago
- demo project to show how to use vivado tcl scripts to do everything.☆17Updated 9 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- Universal Advanced JTAG Debug Interface☆17Updated last year
- A Python package for generating HDL wrappers and top modules for HDL sources☆35Updated last week
- Fork of OpenCores jpegencode with Cocotb testbench☆46Updated 9 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- ☆30Updated 8 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆41Updated 7 years ago
- Library of reusable VHDL components☆28Updated last year
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 9 months ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆30Updated 9 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆27Updated 2 weeks ago
- Groundhog - Serial ATA Host Bus Adapter☆24Updated 7 years ago
- PNG encoder, implemented in VHDL☆23Updated last year
- UART models for cocotb☆29Updated 2 years ago
- Verilog Repository for GIT☆33Updated 4 years ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆23Updated last year
- Verilog IP Cores & Tests☆13Updated 7 years ago
- IP-core package generator for AXI4/Avalon☆22Updated 6 years ago
- Python interface to PCIE☆40Updated 7 years ago
- AXI Stream UART (verilog)☆11Updated 5 years ago
- An open-source VHDL library for FPGA design.☆31Updated 3 years ago
- MMC (and derivative standards) host controller☆24Updated 4 years ago
- Wishbone to AXI bridge (VHDL)☆42Updated 6 years ago