CospanDesign / nysa-verilogLinks
Verilog Repository for GIT
☆33Updated 4 years ago
Alternatives and similar repositories for nysa-verilog
Users that are interested in nysa-verilog are comparing it to the libraries listed below
Sorting:
- Wishbone interconnect utilities☆41Updated 3 months ago
- USB Full Speed PHY☆44Updated 5 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆33Updated 5 years ago
- USB 1.1 Host and Function IP core☆23Updated 10 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago
- SPI-Flash XIP Interface (Verilog)☆38Updated 3 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆44Updated 9 years ago
- Small (Q)SPI flash memory programmer in Verilog☆62Updated 2 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- turbo 8051☆29Updated 7 years ago
- IP Cores that can be used within Vivado☆26Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- Wishbone controlled I2C controllers☆49Updated 6 months ago
- TCP/IP controlled VPI JTAG Interface.☆65Updated 4 months ago
- Sata 2 Host Controller for FPGA implementation☆17Updated 7 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- Extensible FPGA control platform☆62Updated 2 years ago
- SPI ELF bootloader for Xilinx Microblaze processors☆23Updated 7 years ago
- USB 2.0 Device IP Core☆67Updated 7 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- Ethernet MAC 10/100 Mbps☆82Updated 5 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆78Updated last year
- ☆85Updated 8 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- JESD204B core for Migen/MiSoC☆36Updated 4 years ago
- PCI bridge☆18Updated 10 years ago
- UART 16550 core☆37Updated 10 years ago
- Universal Advanced JTAG Debug Interface☆17Updated last year