Elphel / x393
mirror of https://git.elphel.com/Elphel/x393
☆37Updated last year
Related projects ⓘ
Alternatives and complementary repositories for x393
- Fork of OpenCores jpegencode with Cocotb testbench☆42Updated 9 years ago
- a playground for xilinx zynq fpga experiments☆48Updated 6 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆33Updated 4 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆35Updated 5 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated last year
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆60Updated 3 weeks ago
- Extensible FPGA control platform☆54Updated last year
- FPGA Development for the parallella☆19Updated 7 years ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆34Updated 7 years ago
- Open Source ZYNQ Board☆30Updated 9 years ago
- Generic Logic Interfacing Project☆44Updated 4 years ago
- Altera Cyclone IV FPGA project for the PCIe LimeSDR board☆36Updated 2 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- Altium PCB project for the Titan PCI Express development card. This card uses the Lattice ECP5 FPGA.☆19Updated 9 years ago
- ☆20Updated 11 months ago
- Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA☆64Updated 4 years ago
- Open Processor Architecture☆26Updated 8 years ago
- ☆15Updated 8 years ago
- Axiom Alpha prototype software (FPGA, Linux, etc.)☆29Updated 8 years ago
- artix-7 PCIe dev board☆24Updated 7 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆39Updated 7 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- Triple Modular Redundancy☆24Updated 5 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆15Updated 4 months ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆40Updated 7 months ago
- Small footprint and configurable JESD204B core☆40Updated last month
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Updated 5 years ago
- Eclipse based IDE for RISC-V bare metal software development.☆19Updated 5 years ago
- Open Hardware carrier board supporting modules with Zynq 7000 All Programmable SoC devices.☆53Updated last year
- A repository of IPs for hardware computer vision (FPGA)☆96Updated 9 years ago