Elphel / x393Links
mirror of https://git.elphel.com/Elphel/x393
☆39Updated 2 years ago
Alternatives and similar repositories for x393
Users that are interested in x393 are comparing it to the libraries listed below
Sorting:
- mirror of https://git.elphel.com/Elphel/x393_sata☆33Updated 5 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆44Updated 9 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 5 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated last year
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated last week
- Small footprint and configurable Inter-Chip communication cores☆58Updated last week
- FPGA Development for the parallella☆19Updated 7 years ago
- a playground for xilinx zynq fpga experiments☆49Updated 6 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- Small footprint and configurable JESD204B core☆42Updated last week
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- Open Processor Architecture☆26Updated 9 years ago
- ☆14Updated 8 years ago
- uRV RISC-V core☆18Updated 9 years ago
- ☆63Updated 6 years ago
- ☆21Updated last year
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆32Updated 6 months ago
- an sata controller using smallest resource.☆16Updated 11 years ago
- ☆27Updated 3 months ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- CMod-S6 SoC☆42Updated 7 years ago
- FPGA digital camera controller and frame capture device in VHDL☆15Updated 12 years ago
- Generic Logic Interfacing Project☆46Updated 4 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆40Updated 9 years ago
- ☆22Updated 8 years ago
- OpenFPGA☆34Updated 7 years ago
- ☆22Updated 3 weeks ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆33Updated 7 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago