Elphel / x393Links
mirror of https://git.elphel.com/Elphel/x393
☆39Updated 2 years ago
Alternatives and similar repositories for x393
Users that are interested in x393 are comparing it to the libraries listed below
Sorting:
- Fork of OpenCores jpegencode with Cocotb testbench☆46Updated 9 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆66Updated last month
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆33Updated 5 years ago
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆35Updated 9 months ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated last month
- Generic Logic Interfacing Project☆46Updated 5 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆97Updated 5 years ago
- ☆64Updated 6 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- An Verilog implementation of 7-to-1 LVDS Serializer. Which can be used for comunicating FPGAs with LVDS TFT Screens.☆49Updated 11 years ago
- Altera Cyclone IV FPGA project for the PCIe LimeSDR board☆40Updated 2 years ago
- SDI interface board for the apertus° AXIOM beta camera☆13Updated 6 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago
- Collection of hardware description languages writings and code snippets☆27Updated 10 years ago
- a playground for xilinx zynq fpga experiments☆49Updated 6 years ago
- Verilog implementation of an SPI slave interface. Intially targetted for Atlys devkit (Xilinx Spartan-6) controlled by TotalPhase Cheetah…☆41Updated 7 months ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆124Updated 9 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆19Updated last month
- Small footprint and configurable JESD204B core☆45Updated 3 months ago
- Open Processor Architecture☆26Updated 9 years ago
- FPGA Development for the parallella☆19Updated 8 years ago
- SoC design for Milkymist One - LM32, DDR SDRAM, 2D TMU, PFPU☆152Updated 11 years ago
- USB 1.1 Device IP Core☆21Updated 7 years ago
- Yosys Plugins☆21Updated 6 years ago
- SPI core☆14Updated 5 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆26Updated 9 years ago
- artix-7 PCIe dev board☆31Updated 7 years ago