mirror of https://git.elphel.com/Elphel/x393
☆40Mar 16, 2023Updated 3 years ago
Alternatives and similar repositories for x393
Users that are interested in x393 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- mirror of https://git.elphel.com/Elphel/x393_sata☆37May 12, 2020Updated 6 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆42Oct 16, 2017Updated 9 years ago
- Library for reading Xilinx .bit bitstream file headers with metadata extraction☆14Apr 7, 2026Updated 6 months ago
- Real Digital Vivado IP Library☆10Nov 13, 2022Updated 3 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆74Sep 17, 2026Updated last month
- axi video dma ip in verilog☆11Aug 22, 2020Updated 6 years ago
- Original FPGA platform☆77Updated this week
- ☆92May 4, 2017Updated 9 years ago
- BlueDBM hw/sw implementation using the bluespecpcie PCIe library☆12Dec 25, 2022Updated 3 years ago
- SCons (make-like) scripts for building FPGA code with Xilinx tools☆18Jul 16, 2012Updated 14 years ago
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- SDI interface board for the apertus° AXIOM beta camera☆13Jan 19, 2019Updated 7 years ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆32Jun 8, 2017Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ZyncMV is an open source machine/computer vision platform using the Xilinx Zync FPGA+ ARM Cortex A9 SoC☆21Feb 12, 2017Updated 9 years ago
- Verilog Repository for GIT☆37May 4, 2021Updated 5 years ago
- Xilinx Virtual Cable Daemon☆20Nov 20, 2019Updated 6 years ago
- Uses the D8M camera module, then processes the image to detect red objects, and then overlay an x,y crosshair on the largest red object. …☆15Jan 19, 2018Updated 8 years ago
- MessagePack implementation for VHDL☆11Nov 29, 2017Updated 8 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆38Jul 10, 2019Updated 7 years ago
- Verilog FPGA code : including experimental DSP audio processor☆14Dec 1, 2020Updated 5 years ago
- A C++ template library for FPGAs on top of Xilinx Vivado HLS☆14Feb 2, 2017Updated 9 years ago
- UltraZed Edition examples☆12Oct 29, 2017Updated 9 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ESnet general-purpose FPGA design library.☆14Updated this week
- include hdlc (miao), 422 grapher, 1553b☆21Oct 10, 2019Updated 7 years ago
- An open source, parameterized SystemVerilog digital hardware IP library☆33May 26, 2024Updated 2 years ago
- Public repository for PicoEVB (Xilinx Artix XC7A50T based)☆270Dec 3, 2025Updated 11 months ago
- general-cores☆21Jul 16, 2025Updated last year
- ☆13Jan 10, 2016Updated 10 years ago
- Python script for generating Xilinx .coe files for RAM initializing☆20Jan 3, 2019Updated 7 years ago
- uRV RISC-V core☆18Sep 29, 2015Updated 11 years ago
- This repository contains synthesizable examples which use the PoC-Library.☆39Dec 24, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- hdmi-ts Project☆13Jun 11, 2017Updated 9 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated 8 months ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- Open Source 4k CSI-2 Rx core for Xilinx FPGAs☆425Nov 14, 2018Updated 7 years ago
- gateware for the main fpga, including a hispi decoder and image processing☆13Sep 27, 2018Updated 8 years ago
- photonSDI - an open source SDI core☆11May 26, 2021Updated 5 years ago
- Open-Channel Open-Way Flash Controller☆26Sep 10, 2021Updated 5 years ago