Yosys RTLIL dialect for MLIR
☆23Jun 12, 2025Updated last year
Alternatives and similar repositories for rtlil-mlir
Users that are interested in rtlil-mlir are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- APS: An open-source toolchain towards agile processor specialization based on MLIR☆19Jan 17, 2026Updated 6 months ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated last year
- Code for the paper "LLM Meets Bounded Model Checking: Neuro-symbolic Loop Invariant Inference" at ASE 2024☆30Sep 3, 2024Updated last year
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- Contract-Aware RTL Code Generation Agents with Temporal Tracing, Slicing and Formal Verification☆21Jan 28, 2026Updated 5 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A Lean-embedded framework to verify Verilog modules☆15Jul 3, 2026Updated 2 weeks ago
- DeepIC3: Guiding IC3 Algorithms by Graph Neural Network Clause Prediction (ASP-DAC 2024)☆13Nov 2, 2023Updated 2 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 8 months ago
- ☆17Mar 26, 2025Updated last year
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆16Aug 13, 2022Updated 3 years ago
- ☆14Jan 3, 2018Updated 8 years ago
- 21st century electronic design automation tools, written in Rust.☆37Updated this week
- Equivalence checking with Yosys☆59Updated this week
- Using e-graphs to synthesize netlists from boolean logic.☆14Jul 26, 2023Updated 2 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated 2 years ago
- (WIP) Open-source Rust gate-level EDA infrastructure: parsers and databases☆21May 2, 2026Updated 2 months ago
- Bringing e-graphs to MLIR, natively.☆34Jul 9, 2026Updated last week
- The HW-CBMC and EBMC Model Checkers for Verilog☆110Updated this week
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- ☆33Nov 2, 2025Updated 8 months ago
- TAIDL: Tensor Accelerator ISA Definition Language☆19Apr 28, 2026Updated 2 months ago
- ☆13Jan 20, 2023Updated 3 years ago
- AI-Assisted Verification of Data Structures☆21May 27, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆44Jul 17, 2024Updated 2 years ago
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆29Jun 23, 2025Updated last year
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆39Jan 26, 2026Updated 5 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆29Apr 9, 2025Updated last year
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆27May 24, 2025Updated last year
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated last year
- Source code for Trinity(ASPLOS 2026)☆23Apr 24, 2026Updated 2 months ago
- C++ implementation of FRAIGs. Won the 1st place in 2018 Cadence-sponsored contest in NTU DSnP.☆10Oct 21, 2020Updated 5 years ago
- Rust bindings for CIRCT☆17Apr 20, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- CODO: An Automated Compiler for Comprehensive Dataflow Optimization☆35Jun 3, 2026Updated last month
- ☆20Jan 2, 2026Updated 6 months ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆12Jul 4, 2025Updated last year
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- A collection of datapath circuit design and verification benchmarks☆19Jul 9, 2026Updated last week
- Craft your EDA toolchain with GRH IR☆19Updated this week
- Automatic generation of architecture-level models for hardware from its RTL design.☆16Apr 12, 2023Updated 3 years ago