A Coq framework to support structural design and proof of hardware cache-coherence protocols
☆14May 7, 2022Updated 3 years ago
Alternatives and similar repositories for hemiola
Users that are interested in hemiola are comparing it to the libraries listed below
Sorting:
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 4 months ago
- ☆14Sep 14, 2020Updated 5 years ago
- ☆13Feb 6, 2021Updated 5 years ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Jul 4, 2025Updated 8 months ago
- RTLCheck☆25Oct 9, 2018Updated 7 years ago
- Equivalence checking with Yosys☆58Mar 4, 2026Updated 2 weeks ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12May 24, 2019Updated 6 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆103Updated this week
- Problem Sets for MIT 6.887 Formal Reasoning About Programs, Spring 2017☆20May 10, 2017Updated 8 years ago
- BuDDy Binary Decision Diagram(BDD) library provisioned with CMake files☆14Apr 1, 2017Updated 8 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆15Mar 29, 2021Updated 4 years ago
- CMurphi mirror: http://mclab.di.uniroma1.it/site/index.php/software/18-cmurphi☆12Jan 22, 2016Updated 10 years ago
- A small library for BDD manipulation in Rust. Part of the BioDivine toolset.☆24Feb 14, 2026Updated last month
- A fork of Yosys that integrates the CellIFT pass☆13Jul 23, 2025Updated 7 months ago
- IC3PO: IC3 for Proving Protocol Properties☆28Sep 10, 2024Updated last year
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 5 years ago
- ☆18Nov 9, 2022Updated 3 years ago
- Typst template for thesis submitted to University of Waterloo☆11Feb 21, 2026Updated last month
- A simple induction and BMC engine.☆24May 16, 2022Updated 3 years ago
- An educational SAT solver written in Rust☆13Sep 23, 2023Updated 2 years ago
- ☆16Jan 5, 2022Updated 4 years ago
- An implementation of a SAT solver using the CUDA library☆15Dec 23, 2017Updated 8 years ago
- Hardware Formal Verification☆17Aug 10, 2020Updated 5 years ago
- A fast data loader for ImageNet on PyTorch.☆18Mar 17, 2019Updated 7 years ago
- Hopscotch: A benchmark suite for memory performance evaluation☆16Apr 8, 2025Updated 11 months ago
- ☆33Apr 8, 2020Updated 5 years ago
- Testing processors with Random Instruction Generation☆57Jan 13, 2026Updated 2 months ago
- Artifact for "Apparate: Rethinking Early Exits to Tame Latency-Throughput Tensions in ML Serving" [SOSP '24]☆24Nov 21, 2024Updated last year
- This is a personal archive. Please refer to github.com/UCLA-VAST/RapidStream☆15May 31, 2022Updated 3 years ago
- Pono: A flexible and extensible SMT-based model checker☆118Updated this week
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆28Jan 21, 2026Updated 2 months ago
- ☆20Mar 1, 2021Updated 5 years ago
- Log file scanner used with EDA tools to classify errors and warnings☆12Nov 14, 2022Updated 3 years ago
- ☆19Jul 12, 2024Updated last year
- Verilator Porcelain☆49Nov 7, 2023Updated 2 years ago
- Optional footprints and schematics library for Altium Designer☆16Nov 22, 2018Updated 7 years ago
- A high-level API for interacting with SMT solvers.☆33Dec 8, 2025Updated 3 months ago
- ☆20Dec 29, 2014Updated 11 years ago