A proof-of-concept, Rust-inspired, declarative hardware description language optimized for RTL coding
☆22Mar 3, 2025Updated last year
Alternatives and similar repositories for hdl
Users that are interested in hdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 4 years ago
- Public repository to host our Checker IP written in SVA that is ported to run on open-source Verilator.☆12Mar 31, 2023Updated 3 years ago
- 3D Visualization Results of IMU MPU6050 Angle Readings in Matplotlib 3D☆14Feb 3, 2024Updated 2 years ago
- This is the Verilog 2005 parser used by VerilogCreator☆15May 19, 2019Updated 7 years ago
- Rust Test Bench - write HDL tests in Rust.☆27Nov 28, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A distributed filesystem☆10Jan 31, 2017Updated 9 years ago
- Learning project to better understand blockchains and how to implement them in Swift. Heavily based on Naivechain: https://github.com/lha…☆11Apr 5, 2017Updated 9 years ago
- Inserting elements into this map yields a persistent, type-safe Index to that new element.☆13Oct 15, 2018Updated 7 years ago
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- In love with Atalanta☆15Feb 28, 2025Updated last year
- An analytical VLSI placer☆31Nov 22, 2021Updated 4 years ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆482Jun 10, 2026Updated 2 months ago
- An example application using mongodb rust tide and handlebars A.K.A MoRTH stack☆14Nov 19, 2020Updated 5 years ago
- An HDL embedded in Rust.☆204Nov 15, 2023Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- SystemVerilog microarchitecture challenge for AI No.1☆17Aug 6, 2025Updated last year
- ☆21Aug 22, 2024Updated 2 years ago
- Easily create a mirror of crates.io (crate downloads only, not the website)☆13Aug 26, 2018Updated 8 years ago
- zig lang working with c lang☆13Aug 27, 2022Updated 4 years ago
- An innovative Verilog-A compiler☆196Aug 20, 2024Updated 2 years ago
- A KICAD pcbnew plugin to align two pads on two modules horizontally or vertically☆15Nov 22, 2019Updated 6 years ago
- 🦀 Rust powered BOM management and material planning for your command line.☆16Jul 2, 2021Updated 5 years ago
- Implementation of several grid routers in Rust☆13Jun 16, 2026Updated 2 months ago
- 实验：rust 实现 llama2 推理☆17Feb 23, 2024Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Sample code and notebooks for Generative AI on Google Cloud☆16Jan 2, 2024Updated 2 years ago
- Veryl: A Modern Hardware Description Language☆1,028Updated this week
- Digital logic benchmark suite☆85Aug 17, 2026Updated 2 weeks ago
- Main repo for Go2UVM source code, examples and apps☆21Mar 31, 2023Updated 3 years ago
- ☆17Apr 14, 2022Updated 4 years ago
- Filelist generator☆21Updated this week
- OSKM 开源知识地图 Knowledge Map of Open Source☆11Oct 10, 2023Updated 2 years ago
- coffeescript based hardware description language☆14Jan 14, 2022Updated 4 years ago
- Baseline SoC for Precursor☆16Oct 27, 2020Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Improved version of http://web.mit.edu/6.111/volume2/www/f2018/tools/sd_controller.v☆13Dec 6, 2021Updated 4 years ago
- Useful UVM extensions☆28Jul 10, 2024Updated 2 years ago
- This is a C library to interface with the LiteX Firmware on Thunderscope over PCIe☆11Aug 27, 2026Updated last week
- ☆30Jan 18, 2023Updated 3 years ago
- Python-based diff tool for Altium schematic/PCB libraries☆14Dec 10, 2014Updated 11 years ago
- A frozen version of angr for the SAILR paper☆17Sep 4, 2024Updated last year
- Verilator Porcelain☆48Nov 7, 2023Updated 2 years ago