Jacajack / hdlLinks
A proof-of-concept, Rust-inspired, declarative hardware description language optimized for RTL coding
☆22Updated 6 months ago
Alternatives and similar repositories for hdl
Users that are interested in hdl are comparing it to the libraries listed below
Sorting:
- VHDL Language Support for VSCode☆67Updated 5 months ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆83Updated last week
- Rust Test Bench - write HDL tests in Rust.☆23Updated 2 years ago
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆48Updated 8 months ago
- Determines the modules declared and instantiated in a SystemVerilog file☆47Updated 11 months ago
- An innovative Verilog-A compiler☆164Updated last year
- WAL enables programmable waveform analysis.☆155Updated 3 months ago
- System on Chip toolkit for Amaranth HDL☆92Updated 10 months ago
- Read and write VCD (Value Change Dump) files in Rust☆44Updated last year
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆44Updated 7 months ago
- Python script to transform a VCD file to wavedrom format☆78Updated 3 years ago
- A command-line tool for displaying vcd waveforms.☆59Updated last year
- ☆49Updated 6 months ago
- This repository is for (pre-)release versions of the Revolution EDA.☆43Updated 2 weeks ago
- An open-source HDL register code generator fast enough to run in real time.☆73Updated 2 weeks ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Updated last month
- D3.js based wave (signal) visualizer☆63Updated 2 weeks ago
- Fixed point math library for SystemVerilog☆32Updated 9 months ago
- Simple parser for extracting VHDL documentation☆71Updated last year
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆68Updated this week
- A flexible and scalable development platform for modern FPGA projects.☆32Updated this week
- Control and status register code generator toolchain☆143Updated last week
- Structural Netlist API (and more) for EDA post synthesis flow development☆112Updated this week
- Create WaveJSON from VCD file. WaveDrom can convert it to timing diagram.☆40Updated last year
- Fabric generator and CAD tools.☆194Updated 2 weeks ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆117Updated last year
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆49Updated this week
- Raptor end-to-end FPGA Compiler and GUI☆84Updated 8 months ago
- A SystemVerilog source file pickler.☆59Updated 10 months ago
- ASIC implementation flow infrastructure☆95Updated this week