A proof-of-concept, Rust-inspired, declarative hardware description language optimized for RTL coding
☆22Mar 3, 2025Updated last year
Alternatives and similar repositories for hdl
Users that are interested in hdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 4 years ago
- Public repository to host our Checker IP written in SVA that is ported to run on open-source Verilator.☆12Mar 31, 2023Updated 3 years ago
- 3D Visualization Results of IMU MPU6050 Angle Readings in Matplotlib 3D☆14Feb 3, 2024Updated 2 years ago
- This is the Verilog 2005 parser used by VerilogCreator☆15May 19, 2019Updated 7 years ago
- Rust Test Bench - write HDL tests in Rust.☆27Nov 28, 2022Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A distributed filesystem☆10Jan 31, 2017Updated 9 years ago
- Learning project to better understand blockchains and how to implement them in Swift. Heavily based on Naivechain: https://github.com/lha…☆11Apr 5, 2017Updated 9 years ago
- Inserting elements into this map yields a persistent, type-safe Index to that new element.☆13Oct 15, 2018Updated 7 years ago
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- In love with Atalanta☆15Feb 28, 2025Updated last year
- An analytical VLSI placer☆31Nov 22, 2021Updated 4 years ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆478Jun 10, 2026Updated last month
- An example application using mongodb rust tide and handlebars A.K.A MoRTH stack☆14Nov 19, 2020Updated 5 years ago
- An example of a simple bare-metal application for the ARM Cortex A9 processor (Altera Cyclone V HPS)☆11May 14, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SystemVerilog microarchitecture challenge for AI No.1☆17Aug 6, 2025Updated 11 months ago
- ☆21Aug 22, 2024Updated last year
- CMake/GoogleTest/TravisCI/Coveralls/CoverityScan/Doxygen☆10Aug 8, 2019Updated 6 years ago
- zig lang working with c lang☆13Aug 27, 2022Updated 3 years ago
- An innovative Verilog-A compiler☆192Aug 20, 2024Updated last year
- A KICAD pcbnew plugin to align two pads on two modules horizontally or vertically☆15Nov 22, 2019Updated 6 years ago
- Comparing Different Stochastic Gradien Descent implementations in Haskell against Python☆10Jul 25, 2016Updated 10 years ago
- 🦀 Rust powered BOM management and material planning for your command line.☆16Jul 2, 2021Updated 5 years ago
- 实验:rust 实现 llama2 推理☆17Feb 23, 2024Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- DSP Blocks for the nMigen (Python) Toolbox☆11Nov 5, 2020Updated 5 years ago
- Meno is a tool for visualizing hierarchical data, such as synthesized circuit sizes. It can be built into a single, standalone HTML file.…☆20Nov 3, 2025Updated 8 months ago
- Sample code and notebooks for Generative AI on Google Cloud☆16Jan 2, 2024Updated 2 years ago
- Veryl: A Modern Hardware Description Language☆987Updated this week
- Digital logic benchmark suite☆73Updated this week
- Main repo for Go2UVM source code, examples and apps☆21Mar 31, 2023Updated 3 years ago
- OSKM 开源知识地图 Knowledge Map of Open Source