A proof-of-concept, Rust-inspired, declarative hardware description language optimized for RTL coding
☆23Mar 3, 2025Updated last year
Alternatives and similar repositories for hdl
Users that are interested in hdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 4 years ago
- bluecore - risc-v cpu☆16Feb 13, 2026Updated 8 months ago
- Public repository to host our Checker IP written in SVA that is ported to run on open-source Verilator.☆12Mar 31, 2023Updated 3 years ago
- This is the Verilog 2005 parser used by VerilogCreator☆15May 19, 2019Updated 7 years ago
- Rust Test Bench - write HDL tests in Rust.☆27Nov 28, 2022Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- An HDL embedded in Rust.☆204Nov 15, 2023Updated 2 years ago
- Inserting elements into this map yields a persistent, type-safe Index to that new element.☆13Oct 15, 2018Updated 8 years ago
- My various NixOS configs☆10Oct 22, 2024Updated 2 years ago
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated 2 years ago
- In love with Atalanta☆15Feb 28, 2025Updated last year
- 3D Visualization Results of IMU MPU6050 Angle Readings in Matplotlib 3D☆14Feb 3, 2024Updated 2 years ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆484Jun 10, 2026Updated 4 months ago
- Rust support for the open-source NEORV32 RISC-V microcontroller.☆14Feb 19, 2026Updated 8 months ago
- ☆24Sep 26, 2025Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- SystemVerilog microarchitecture challenge for AI No.1