Alternatives and similar repositories for hdl

Users that are interested in hdl are comparing it to the libraries listed below

• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆97Updated 2 months ago
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆48Updated 10 months ago
• VHDL-LS / rust_hdl_vscode
  VHDL Language Support for VSCode
  ☆69Updated 7 months ago
• SkyworksSolutionsInc / fplib
  Fixed point math library for SystemVerilog
  ☆36Updated 11 months ago
• kevinmehall / rust-vcd
  Read and write VCD (Value Change Dump) files in Rust
  ☆44Updated last year
• pascalkuthe / OpenVAF
  An innovative Verilog-A compiler
  ☆166Updated last year
• benbr8 / rstb
  Rust Test Bench - write HDL tests in Rust.
  ☆23Updated 2 years ago
• sgherbst / svinst
  Determines the modules declared and instantiated in a SystemVerilog file
  ☆47Updated last year
• psurply / dwfv
  A simple digital waveform viewer with vi-like key bindings.
  ☆143Updated 8 months ago
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆160Updated 2 weeks ago
• eskiyerli / revolution-eda
  This repository is for (pre-)release versions of the Revolution EDA.
  ☆46Updated this week
• hudson-trading / slang-server
  A SystemVerilog language server based on the Slang library.
  ☆56Updated this week
• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆97Updated last year
• Ben1152000 / sootty
  A command-line tool for displaying vcd waveforms.
  ☆64Updated last year
• os-fpga / Raptor
  Raptor end-to-end FPGA Compiler and GUI
  ☆86Updated 10 months ago
• meiniKi / FazyRV
  A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.
  ☆108Updated 2 months ago
• najaeda / naja
  Structural Netlist API (and more) for EDA post synthesis flow development
  ☆120Updated last month
• antonblanchard / vlsiffra
  Create fast and efficient standard cell based adders, multipliers and multiply-adders.
  ☆118Updated 2 years ago
• hdl / containers
  Building and deploying container images for open source electronic design automation (EDA)
  ☆116Updated last year
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆51Updated 6 months ago
• chaseruskin / orbit
  Package manager and build system for VHDL, Verilog, and SystemVerilog
  ☆57Updated this week
• FPGA-Research / FABulator
  Fabric generator and CAD tools graphical frontend
  ☆17Updated 3 months ago
• chili-chips-ba / openCologne
  Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…
  ☆79Updated 3 weeks ago
• FPGA-Research / FABulous
  Fabric generator and CAD tools.
  ☆203Updated this week
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆168Updated this week
• Toroid-io / vcd2wavedrom
  Python script to transform a VCD file to wavedrom format
  ☆81Updated 3 years ago
• Nic30 / d3-wave
  D3.js based wave (signal) visualizer
  ☆64Updated 2 months ago
• mattvenn / simulate-gate
  Project 1.1 Simulate a Skywater 130nm standard cell using ngspice
  ☆14Updated 3 months ago
• davidthings / hdelk
  Web-based HDL diagramming tool
  ☆81Updated 2 years ago
• lip6 / coriolis
  Coriolis VLSI EDA Tool (LIP6)
  ☆72Updated 3 weeks ago