Alternatives and similar repositories for hdl

Users that are interested in hdl are comparing it to the libraries listed below

• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆102Updated 2 weeks ago
• VHDL-LS / rust_hdl_vscode
  VHDL Language Support for VSCode
  ☆70Updated 8 months ago
• kevinmehall / rust-vcd
  Read and write VCD (Value Change Dump) files in Rust
  ☆44Updated last year
• pascalkuthe / OpenVAF
  An innovative Verilog-A compiler
  ☆173Updated last year
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆48Updated 11 months ago
• SkyworksSolutionsInc / fplib
  Fixed point math library for SystemVerilog
  ☆39Updated last year
• benbr8 / rstb
  Rust Test Bench - write HDL tests in Rust.
  ☆23Updated 3 years ago
• chaseruskin / orbit
  Package manager and build system for VHDL, Verilog, and SystemVerilog
  ☆57Updated this week
• SystemRDL / PeakRDL
  Control and status register code generator toolchain
  ☆153Updated 2 weeks ago
• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆97Updated last year
• sgherbst / svinst
  Determines the modules declared and instantiated in a SystemVerilog file
  ☆48Updated last year
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆336Updated this week
• chili-chips-ba / openCologne
  Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…
  ☆81Updated last month
• hudson-trading / slang-server
  A SystemVerilog language server based on the Slang library.
  ☆68Updated last week
• chipsalliance / fpga-tool-perf
  FPGA tool performance profiling
  ☆103Updated last year
• chipsalliance / yosys-f4pga-plugins
  Plugins for Yosys developed as part of the F4PGA project.
  ☆83Updated last year
• themperek / cocotb-vivado
  Limited python / cocotb interface to Xilinx/AMD Vivado simulator.
  ☆69Updated 2 months ago
• FPGA-Research / FABulous
  Fabric generator and CAD tools.
  ☆208Updated last week
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆161Updated 3 weeks ago
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆238Updated 2 months ago
• lakshmi-sathi / avsdpll_1v8
  8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…
  ☆117Updated 4 years ago
• najaeda / naja
  Structural Netlist API (and more) for EDA post synthesis flow development
  ☆121Updated last week
• psurply / dwfv
  A simple digital waveform viewer with vi-like key bindings.
  ☆143Updated 8 months ago
• kevinpt / hdlparse
  Simple parser for extracting VHDL documentation
  ☆72Updated last year
• efabless / caravel_user_project_analog
  ☆50Updated 9 months ago
• Nic30 / d3-wave
  D3.js based wave (signal) visualizer
  ☆67Updated 3 months ago
• chipsalliance / fpga-interchange-schema
  ☆57Updated 3 years ago
• Toroid-io / vcd2wavedrom
  Python script to transform a VCD file to wavedrom format
  ☆81Updated 3 years ago
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆246Updated last year
• librelane / librelane
  ASIC implementation flow infrastructure, successor to OpenLane
  ☆195Updated this week