shalan / zx16Links
A 16-bit RISC-V Inspired ISA
☆23Updated last month
Alternatives and similar repositories for zx16
Users that are interested in zx16 are comparing it to the libraries listed below
Sorting:
- Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…☆23Updated 7 months ago
- This repo provide an index of VLSI content creators and their materials☆156Updated last year
- ☆15Updated 2 years ago
- A complete open-source design-for-testing (DFT) Solution☆164Updated this week
- The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…☆385Updated last month
- Starting my 100 days verilog RTL, and basic system verilog coding challenge from , 21 may 2024☆20Updated 5 months ago
- This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral…☆13Updated 3 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆107Updated last year
- This project offers an immersive tutorial experienced within the context of the Advanced Physical Design, focusing on the utilization of …☆21Updated last year
- Learning to do things with the Skywater 130nm process☆84Updated 4 years ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆351Updated 2 weeks ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆75Updated last year
- This repository is dedicated to VLSI ASIC Design Flow using open-source tools! Here, we embark on a journey that starts with specificatio…☆19Updated last year
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- ☆33Updated last year
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆164Updated 3 weeks ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆155Updated 2 months ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆75Updated 3 years ago
- 100 Days of RTL☆390Updated last year
- Making cocotb testbenches that bit easier☆36Updated last month
- SystemVerilog frontend for Yosys☆153Updated last week
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆115Updated 3 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆65Updated 2 years ago
- This project give overview of RTL to GDSII of universal shift register using OpenLane and Skywater130 PDK. OpenLane is an automated open-…☆11Updated 3 years ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆313Updated 6 months ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆265Updated 3 months ago
- ☆115Updated last year
- The project involves the design of a 4X4 (16-bit) SRAM Memory Array using Cadence Virtuoso☆36Updated last year
- ☆22Updated 2 years ago
- ☆82Updated 2 months ago