sathvikbhat / vlsi_physical_design_automationView external linksLinks
A project to perform the VLSI Physical Design Flow steps of partitioning, floorplan, placement and routing.
☆13Jun 9, 2021Updated 4 years ago
Alternatives and similar repositories for vlsi_physical_design_automation
Users that are interested in vlsi_physical_design_automation are comparing it to the libraries listed below
Sorting:
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Aug 19, 2024Updated last year
- Analog and mixed-signal automatic placer☆12Feb 14, 2023Updated 3 years ago
- Analog Placement Quality Prediction☆25Mar 24, 2023Updated 2 years ago
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆26Apr 8, 2023Updated 2 years ago
- Reinforcement learning assisted analog layout design flow.☆26Jun 17, 2024Updated last year
- Memory Level Verification of Dual Port RAM using SystemVerilog and Universal Verification Methodology Environments with assertions,functi…☆29Nov 21, 2020Updated 5 years ago
- ☆61Mar 8, 2021Updated 4 years ago
- An analytical VLSI placer☆31Nov 22, 2021Updated 4 years ago
- Java后端完整学习路线推荐☆24Nov 22, 2025Updated 2 months ago
- NTHU CS6135 VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing Floorplan Design…☆43Sep 7, 2025Updated 5 months ago
- This project give overview of RTL to GDSII of universal shift register using OpenLane and Skywater130 PDK. OpenLane is an automated open-…☆11Jul 19, 2022Updated 3 years ago
- Generate SystemVerilog/UVM block level testbench setup with python script☆10Oct 3, 2017Updated 8 years ago
- BBO optimiser☆11Feb 11, 2020Updated 6 years ago
- Complete ASIC Design of UART Interface with Baud Rate Selection :- RTL to GDS2☆12Sep 3, 2019Updated 6 years ago
- "In my opinion, our health care system has failed when a doctor fails to treat an illness that is treatable." ― Kevin Alan Lee☆13May 13, 2020Updated 5 years ago
- Implementation of the ePlace algorithm on the AMD Versal architecture, utilizing AIE, PL, and PS regions of the chip.☆11Jan 15, 2026Updated last month
- ☆14Oct 11, 2024Updated last year
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆11May 2, 2022Updated 3 years ago
- Standard cell placement (global and detailed) tool based on modified algorithm “simulated annealing”☆12Jan 7, 2026Updated last month
- ☆12Oct 9, 2023Updated 2 years ago
- A Parallel Simulation Framework For Multicore Systems☆10May 20, 2017Updated 8 years ago
- ☆12Jan 13, 2023Updated 3 years ago
- An implementation of MatchboxNet☆12May 4, 2022Updated 3 years ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated 10 months ago
- This is a Latex template is only for RV College of Engineering students for their report writing in latex.☆13Jan 27, 2026Updated 2 weeks ago
- Fine-tune Bangla ASR model which was trained Bangla Mozilla Common Voice Dataset☆12Apr 16, 2024Updated last year
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆13Nov 28, 2019Updated 6 years ago
- ☆12Sep 19, 2022Updated 3 years ago
- use NSGA2 to solve Workshop rescheduling☆17May 21, 2023Updated 2 years ago
- A Multi-objective Multi-fidelity acquisition function for Bayesian optimization based on EHVI method.☆14May 18, 2022Updated 3 years ago
- Repository contains Source Code for YouTube tutorial that teaches the basic concepts of Django required to deploy ML Models.☆15Aug 4, 2021Updated 4 years ago
- ☆23Jan 20, 2026Updated 3 weeks ago
- iccad contest 2022 problem B☆16Sep 4, 2022Updated 3 years ago
- This is an SVG, javascript based project for creating electronic schematic and PCB online.☆14May 24, 2021Updated 4 years ago
- VLSI placement and routing tool☆15Dec 20, 2025Updated last month
- MetaMask fork with support for read-only accounts☆13Jun 29, 2023Updated 2 years ago
- Benchmark Generator for Global Routing☆13Jul 18, 2019Updated 6 years ago
- ☆14Oct 25, 2023Updated 2 years ago
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆14May 11, 2014Updated 11 years ago