sathvikbhat / vlsi_physical_design_automationLinks
A project to perform the VLSI Physical Design Flow steps of partitioning, floorplan, placement and routing.
☆13Updated 4 years ago
Alternatives and similar repositories for vlsi_physical_design_automation
Users that are interested in vlsi_physical_design_automation are comparing it to the libraries listed below
Sorting:
- reference block design for the ASAP7nm library in Cadence Innovus☆51Updated last year
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆33Updated 2 years ago
- Artificial Netlist Generator☆44Updated last year
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆53Updated last year
- ☆23Updated last month
- Machine Generated Analog IC Layout☆259Updated last year
- ☆13Updated last year
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆82Updated last year
- ☆208Updated 8 months ago
- ☆35Updated 4 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆191Updated 5 years ago
- ☆89Updated 5 months ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆80Updated 3 years ago
- ☆23Updated last year
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆24Updated last year
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated last year
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆52Updated 10 months ago
- ☆49Updated last year
- Analog Placement Quality Prediction☆25Updated 2 years ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆97Updated 4 months ago
- Timing prediction dataset download and instructions.☆15Updated 2 years ago
- ☆18Updated 4 years ago
- ☆62Updated 3 weeks ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆58Updated 10 months ago
- Collection of digital hardware modules & projects (benchmarks)☆69Updated last week
- DATC RDF☆50Updated 5 years ago
- Python iterface for Cadence LEF/DEF parser.☆27Updated 2 years ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆43Updated 6 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Updated 5 years ago
- ☆31Updated 3 years ago