A project to perform the VLSI Physical Design Flow steps of partitioning, floorplan, placement and routing.
☆13Jun 9, 2021Updated 4 years ago
Alternatives and similar repositories for vlsi_physical_design_automation
Users that are interested in vlsi_physical_design_automation are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Aug 19, 2024Updated last year
- Analog and mixed-signal automatic placer☆13Feb 14, 2023Updated 3 years ago
- Analog Placement Quality Prediction☆25Mar 24, 2023Updated 3 years ago
- Memory Level Verification of Dual Port RAM using SystemVerilog and Universal Verification Methodology Environments with assertions,functi…☆30Nov 21, 2020Updated 5 years ago
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆28Apr 8, 2023Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆13May 2, 2022Updated 3 years ago
- Reinforcement learning assisted analog layout design flow.☆27Jun 17, 2024Updated last year
- An analytical VLSI placer☆31Nov 22, 2021Updated 4 years ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated 11 months ago
- NTHU CS6135 VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing Floorplan Design…☆43Sep 7, 2025Updated 6 months ago
- This project give overview of RTL to GDSII of universal shift register using OpenLane and Skywater130 PDK. OpenLane is an automated open-…☆11Jul 19, 2022Updated 3 years ago
- Complete ASIC Design of UART Interface with Baud Rate Selection :- RTL to GDS2☆12Sep 3, 2019Updated 6 years ago
- CATCH 1.0, Initial full release of CATCH cost model.☆16Mar 3, 2026Updated 3 weeks ago
- Standard cell placement (global and detailed) tool based on modified algorithm “simulated annealing”☆12Jan 7, 2026Updated 2 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆61Mar 8, 2021Updated 5 years ago
- Implementation of the ePlace algorithm on the AMD Versal architecture, utilizing AIE, PL, and PS regions of the chip.☆11Mar 20, 2026Updated last week
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆14May 11, 2014Updated 11 years ago
- Java后端完整学习路线推荐☆27Nov 22, 2025Updated 4 months ago
- This is a Latex template is only for RV College of Engineering students for their report writing in latex.☆14Jan 27, 2026Updated 2 months ago
- Comparative Analysis of Graph Neural Networks for Node Regression task on Wiki-Squirrel dataset (Bachelor's Research Project)☆12Nov 6, 2025Updated 4 months ago
- Benchmark Generator for Global Routing☆13Jul 18, 2019Updated 6 years ago
- Generate SystemVerilog/UVM block level testbench setup with python script☆11Oct 3, 2017Updated 8 years ago
- SystemVerilog examples and projects☆20Jun 10, 2025Updated 9 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- MetaMask fork with support for read-only accounts☆13Jun 29, 2023Updated 2 years ago
- ☆12Sep 19, 2022Updated 3 years ago
- ☆12Oct 9, 2023Updated 2 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆13Nov 28, 2019Updated 6 years ago
- This project offers an immersive tutorial experienced within the context of the Advanced Physical Design, focusing on the utilization of …☆32Sep 21, 2023Updated 2 years ago
- This is an SVG, javascript based project for creating electronic schematic and PCB online.☆14May 24, 2021Updated 4 years ago
- Export yolov5 model to run on cpu using tflite☆14Aug 12, 2021Updated 4 years ago
- ☆12Jun 6, 2022Updated 3 years ago
- ☆22May 25, 2023Updated 2 years ago
- NordVPN Threat Protection Pro™ • AdTake your cybersecurity to the next level. Block phishing, malware, trackers, and ads. Lightweight app that works with all browsers.
- ☆11Feb 1, 2022Updated 4 years ago
- This repository contains the implementation of AXI4-Lite interface protocol on system verilog for FPGA/ASIC communication. Modular codeba…☆17May 4, 2024Updated last year
- ☆21Dec 3, 2025Updated 3 months ago
- web-based real-time hand gesture recognition with React.js, Tensorflow.js and Fingerpose☆16Jan 23, 2022Updated 4 years ago
- BBO optimiser☆11Feb 11, 2020Updated 6 years ago
- Exploring the Ed25519 (FPGA) design space.☆18Nov 23, 2017Updated 8 years ago
- ☆14Oct 11, 2024Updated last year