sathvikbhat / vlsi_physical_design_automationLinks
A project to perform the VLSI Physical Design Flow steps of partitioning, floorplan, placement and routing.
☆13Updated 4 years ago
Alternatives and similar repositories for vlsi_physical_design_automation
Users that are interested in vlsi_physical_design_automation are comparing it to the libraries listed below
Sorting:
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆43Updated 8 months ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆76Updated 10 months ago
- Artificial Netlist Generator☆39Updated last year
- Timing prediction dataset download and instructions.☆15Updated 2 years ago
- Machine Generated Analog IC Layout☆239Updated last year
- Analog Placement Quality Prediction☆22Updated 2 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆46Updated last year
- ☆306Updated 2 weeks ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆180Updated 5 years ago
- RePlAce global placement tool☆236Updated 4 years ago
- ☆175Updated 4 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆137Updated 2 years ago
- ☆12Updated last year
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆23Updated 10 months ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated 10 months ago
- ☆25Updated 2 years ago
- ☆57Updated 4 years ago
- ☆16Updated 4 years ago
- ☆77Updated 3 weeks ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- ☆43Updated 10 months ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆33Updated last month
- These benchmarks were used as a part of the ICCAD23 Contest Problem C ML for static IR drop prediction☆11Updated last year
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆150Updated 2 months ago
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆21Updated 2 years ago
- ☆33Updated 4 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆52Updated 6 months ago
- 2019 NTHU CS6135 (CS613500) VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing …☆39Updated last month
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆22Updated 10 months ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 6 years ago