sathvikbhat / vlsi_physical_design_automationLinks
A project to perform the VLSI Physical Design Flow steps of partitioning, floorplan, placement and routing.
☆13Updated 4 years ago
Alternatives and similar repositories for vlsi_physical_design_automation
Users that are interested in vlsi_physical_design_automation are comparing it to the libraries listed below
Sorting:
- reference block design for the ASAP7nm library in Cadence Innovus☆56Updated last year
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆34Updated 2 years ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆54Updated last year
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆88Updated last year
- ☆40Updated 4 years ago
- Analog Placement Quality Prediction☆25Updated 2 years ago
- Machine Generated Analog IC Layout☆267Updated last year
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 3 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆61Updated last year
- Artificial Netlist Generator☆46Updated last year
- ☆232Updated 10 months ago
- ☆50Updated last year
- ☆46Updated last year
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆200Updated 5 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆54Updated last year
- CUGR, VLSI Global Routing Tool Developed by CUHK☆142Updated 2 years ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆106Updated 6 months ago
- ☆61Updated 4 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆26Updated last year
- ☆29Updated 4 months ago
- ☆93Updated 7 months ago
- ☆50Updated 2 years ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 7 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆82Updated 3 years ago
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆50Updated 5 years ago
- DATC RDF☆50Updated 5 years ago
- ☆26Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆79Updated last month
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Updated 5 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆154Updated 2 weeks ago