sathvikbhat / vlsi_physical_design_automationLinks
A project to perform the VLSI Physical Design Flow steps of partitioning, floorplan, placement and routing.
☆13Updated 4 years ago
Alternatives and similar repositories for vlsi_physical_design_automation
Users that are interested in vlsi_physical_design_automation are comparing it to the libraries listed below
Sorting:
- reference block design for the ASAP7nm library in Cadence Innovus☆51Updated last year
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆31Updated 2 years ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆52Updated 11 months ago
- ☆22Updated last month
- Machine Generated Analog IC Layout☆256Updated last year
- Artificial Netlist Generator☆43Updated last year
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆80Updated last year
- ☆18Updated 4 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆138Updated 2 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆52Updated 9 months ago
- ☆12Updated last year
- ☆34Updated 4 years ago
- ☆201Updated 7 months ago
- This is the FreePDK45 V1.4 Process Development Kit for the 45 nm technology☆30Updated 4 years ago
- Analog Placement Quality Prediction☆25Updated 2 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆24Updated last year
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated last year
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆191Updated 5 years ago
- ☆31Updated 3 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆140Updated 4 months ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆57Updated 9 months ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆80Updated 3 years ago
- Timing prediction dataset download and instructions.☆15Updated 2 years ago
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 2 years ago
- ☆23Updated 11 months ago
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆96Updated 3 months ago
- A parallel global router using the Galois framework☆30Updated 2 years ago
- ☆150Updated 2 years ago
- ☆28Updated last year
- ☆88Updated 4 months ago