sathvikbhat / vlsi_physical_design_automation
A project to perform the VLSI Physical Design Flow steps of partitioning, floorplan, placement and routing.
☆12Updated 3 years ago
Alternatives and similar repositories for vlsi_physical_design_automation
Users that are interested in vlsi_physical_design_automation are comparing it to the libraries listed below
Sorting:
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆47Updated 3 months ago
- reference block design for the ASAP7nm library in Cadence Innovus☆43Updated 10 months ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆37Updated 6 months ago
- Artificial Netlist Generator☆39Updated last year
- Analog Placement Quality Prediction☆21Updated 2 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆28Updated 3 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆23Updated 8 months ago
- ☆43Updated last year
- ☆11Updated 11 months ago
- ☆24Updated last year
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆74Updated 8 months ago
- Timing prediction dataset download and instructions.☆15Updated last year
- ☆31Updated 3 years ago
- 2019 NTHU CS6135 (CS613500) VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing …☆35Updated last week
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- Collection of digital hardware modules & projects (benchmarks)☆58Updated last week
- ☆16Updated 3 years ago
- VLSI EDA Global Router☆73Updated 7 years ago
- ☆42Updated 8 months ago
- Analog and mixed-signal automatic placer☆11Updated 2 years ago
- DATC RDF☆50Updated 4 years ago
- Open Source Detailed Placement engine☆38Updated 5 years ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆21Updated this week
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆27Updated last year
- ☆55Updated 4 years ago
- ☆30Updated 3 years ago
- ☆43Updated last year
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆104Updated last year
- ☆22Updated 6 months ago
- ☆160Updated 2 months ago