aesc-silicon / i2c-gpio-expanderLinks
End-to-End Open-Source I2C GPIO Expander
☆33Updated last month
Alternatives and similar repositories for i2c-gpio-expander
Users that are interested in i2c-gpio-expander are comparing it to the libraries listed below
Sorting:
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆71Updated 2 weeks ago
- An open-source HDL register code generator fast enough to run in real time.☆73Updated last week
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆10Updated 3 months ago
- This repository is for (pre-)release versions of the Revolution EDA.☆43Updated last week
- A current mode buck converter on the SKY130 PDK☆30Updated 4 years ago
- Flip flop setup, hold & metastability explorer tool☆49Updated 2 years ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆59Updated 3 weeks ago
- Python script to transform a VCD file to wavedrom format☆80Updated 3 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- SpiceBind – spice inside HDL simulator☆54Updated 2 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆56Updated last week
- ☆42Updated 3 years ago
- Drawio => VHDL and Verilog☆57Updated last year
- A compact, configurable RISC-V core☆11Updated last month
- Home of the open-source EDA course.☆44Updated 3 months ago
- An example of analogue design using open source IC design tools☆29Updated 4 years ago
- ☆36Updated 10 months ago
- ☆55Updated 2 months ago
- ☆84Updated 8 months ago
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆72Updated last month
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆18Updated last month
- ☆23Updated 2 weeks ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆106Updated last week
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆48Updated last year
- IP Core Library - Published and maintained by the Open Source VHDL Group☆24Updated this week
- A set of rules and recommendations for analog and digital circuit designers.☆29Updated 10 months ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆47Updated this week
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆45Updated 7 months ago
- Wishbone interconnect utilities☆41Updated 7 months ago