End-to-End Open-Source I2C GPIO Expander
☆45Jul 23, 2026Updated 3 weeks ago
Alternatives and similar repositories for i2c-gpio-expander
Users that are interested in i2c-gpio-expander are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Blender GDSII Importer with PDK Support☆139Jul 16, 2026Updated last month
- Elements Software Development Kit☆13Jan 8, 2026Updated 7 months ago
- HeiChips 2025 Tapeout on IHP SG13G2 130nm process☆23Apr 10, 2026Updated 4 months ago
- ☆39Jul 23, 2026Updated 3 weeks ago
- ElemRV - End-to-end Open-Source RISC-V Microcontroller☆116Aug 6, 2026Updated last week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Custom IC Design Platform☆113Updated this week
- A tapeout-ready structure for hierarchical analog design (v0.1).☆26Jan 16, 2026Updated 7 months ago
- Project template for wafer.space MPW runs using the gf180mcu PDK☆42Updated this week
- HeiChips 2025 LibreLane Workshop☆16Aug 25, 2025Updated 11 months ago
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆19Apr 20, 2026Updated 3 months ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆19Mar 30, 2025Updated last year
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆798Updated this week
- ☆63Jul 11, 2025Updated last year
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆30Aug 11, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- DDA solver for the van der Pol oscillator using 16-bit posits☆28Jan 23, 2025Updated last year
- An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics☆18Updated this week
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated last year
- A tiny FABulous FPGA for TTIHP26a☆15Apr 9, 2026Updated 4 months ago
- Coriolis VLSI EDA Tool (LIP6)☆92Updated this week
- wafer.space GF180MCU Run 1☆38Apr 27, 2026Updated 3 months ago
- Cloneless1 is an open-source tamper-resistant cryptographic ASIC design☆24Jul 30, 2026Updated 2 weeks ago
- Library of FPGA architectures☆34Aug 10, 2026Updated last week
- ☆36Apr 22, 2026Updated 3 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Open-source PDK version manager☆58Jul 9, 2026Updated last month
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆368Dec 2, 2025Updated 8 months ago
- ☆37Updated this week
- Catalyst N1 — Open source neuromorphic processor (Loihi 1 parity). 128 cores, 131K neurons, 14-opcode learning ISA, FPGA-validated on AWS…☆43Jun 2, 2026Updated 2 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆122Jun 18, 2026Updated 2 months ago
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆998Updated this week
- OpenSilicon enables DIY semiconductor fabrication with open-source guides for building IC equipment at home. The project includes BOMs, 3…☆42Jun 30, 2026Updated last month
- KLayout technology files for ASAP7 FinFET educational process☆26Feb 5, 2023Updated 3 years ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆350Oct 22, 2025Updated 9 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- OpenDesign Flow Database☆17Oct 31, 2018Updated 7 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆38Apr 9, 2026Updated 4 months ago
- LLM-Aided FPGA Design for Signal Processing Applications☆34Jun 4, 2025Updated last year
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆107Updated this week
- An innovative Verilog-A compiler - reloaded☆47Aug 11, 2026Updated last week
- Low level arithmetic primitives in RTL☆25Apr 3, 2020Updated 6 years ago
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 6 years ago