searsm8 / AIEplaceView external linksLinks
Implementation of the ePlace algorithm on the AMD Versal architecture, utilizing AIE, PL, and PS regions of the chip.
☆11Jan 15, 2026Updated last month
Alternatives and similar repositories for AIEplace
Users that are interested in AIEplace are comparing it to the libraries listed below
Sorting:
- Analog Placement Quality Prediction☆25Mar 24, 2023Updated 2 years ago
- An analytical VLSI placer☆31Nov 22, 2021Updated 4 years ago
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆57Feb 8, 2026Updated last week
- Java后端完整学习路线推荐☆25Nov 22, 2025Updated 2 months ago
- ☆10Apr 1, 2020Updated 5 years ago
- OpenWrt-6.x for JDC AX1800 Pro | 京 东云无线宝亚瑟 AX1800 Pro☆10Jul 29, 2024Updated last year
- Official code implementation of PremuNet model.☆16Jun 3, 2025Updated 8 months ago
- Standard cell placement (global and detailed) tool based on modified algorithm “simulated annealing”☆12Jan 7, 2026Updated last month
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆18Aug 5, 2022Updated 3 years ago
- Project of OOP, Tsinghua University, 2018 spring; Implement of "VLSI Module Placement Based on Rectangle Packing by the Sequence-Pair"☆13Jun 30, 2019Updated 6 years ago
- A project to perform the VLSI Physical Design Flow steps of partitioning, floorplan, placement and routing.☆13Jun 9, 2021Updated 4 years ago
- ☆10Dec 11, 2022Updated 3 years ago
- An accelerator to which you can offload RE matching☆14Dec 22, 2024Updated last year
- Analog and mixed-signal automatic placer☆12Feb 14, 2023Updated 3 years ago
- iccad contest 2022 problem B☆16Sep 4, 2022Updated 3 years ago
- ☆10Mar 14, 2022Updated 3 years ago
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆14May 11, 2014Updated 11 years ago
- Chip Placement with Diffusion Models (ICML 2025)☆20Jun 27, 2025Updated 7 months ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆54Jun 6, 2024Updated last year
- Xilinx Modifications to Halide☆14May 3, 2021Updated 4 years ago
- numpy实现的bp算法，代码是pytorch风格，可供pytorch入门学习，配合plotly.js获得良好的训练可视化☆14May 27, 2018Updated 7 years ago
- Generate versal system design from ONNX model. AI engine kernels. Sub-microsecond speeds for autoencoders.☆16Dec 29, 2024Updated last year
- ☆18May 18, 2024Updated last year
- This Python code is about a i2c -D/A &A/D- device, PCF8591 library using wiring pi on Rasbperry pi 3. Plese feel free to use !☆12Dec 9, 2018Updated 7 years ago
- RePlAce global placement tool☆246Aug 13, 2020Updated 5 years ago
- ☆61Mar 8, 2021Updated 4 years ago
- Multi-output Gaussian process regression via multi-task neural network☆14Dec 3, 2019Updated 6 years ago
- Project 1.1 Simulate a Skywater 130nm standard cell using ngspice☆14Jul 18, 2025Updated 6 months ago
- Generator for MLIR files from known front-ends☆16Oct 31, 2023Updated 2 years ago
- genetic and neural net optimization for circuit design☆18Mar 29, 2022Updated 3 years ago
- ☆25Jan 7, 2026Updated last month
- SMT-based-STDCELL-Layout-Generator☆18Sep 30, 2021Updated 4 years ago
- ☆18Mar 29, 2022Updated 3 years ago
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆21Apr 17, 2024Updated last year
- Building libcurl with HTTP/3 and QUIC support☆15Jun 6, 2024Updated last year
- Compass Apache TVM is enhanced based on the Apache TVM for wide range of Neural Network (NN) models quick support, optimization and heter…☆20Jan 22, 2026Updated 3 weeks ago
- Co-Authorship Network using DBLP data for NTU Network Science Course Project☆20Mar 13, 2023Updated 2 years ago
- The released code for the paper: ''Designing the Topology of Graph Neural Networks: A Novel Feature Fusion Perspective" in WebConf 2022☆24Apr 14, 2022Updated 3 years ago
- Macro placement tool for OpenROAD flow☆25Aug 13, 2020Updated 5 years ago