Universal Asynchronous Receiver/Transmitter (UART) with FIFOs Soft IP
☆15Feb 18, 2025Updated last year
Alternatives and similar repositories for EF_UART
Users that are interested in EF_UART are comparing it to the libraries listed below
Sorting:
- Verification IP for UART protocol☆22Aug 3, 2020Updated 5 years ago
- ☆11May 8, 2022Updated 3 years ago
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆17Oct 6, 2024Updated last year
- 7 track standard cells for GF180MCU provided by GlobalFoundries.☆27Dec 1, 2022Updated 3 years ago
- UART implementation using verilog☆34Feb 14, 2023Updated 3 years ago
- UVM Testbench for synchronus fifo☆19Aug 28, 2020Updated 5 years ago
- Vivado project for Xilinx Artix FPGA, used in logic analyzer☆14Jul 16, 2021Updated 4 years ago
- A complete UVM TB for verification of single port 64KB RAM☆17Apr 16, 2021Updated 4 years ago
- meta-layer for EBAZ4205☆16Jun 7, 2021Updated 4 years ago
- Neuromorphic ASIC with 96 neurons on Tiny Tapeout 7☆11May 25, 2024Updated last year
- SystemVerilog implementation of the AHB to TileLink UL (Uncached Lightweight) bridge☆13Sep 9, 2022Updated 3 years ago
- Digital Standard Cells based SAR ADC☆14Aug 5, 2021Updated 4 years ago
- [IPSN 2024] Lifelong Intelligence Beyond the Edge using Hyperdimensional Computing☆13May 16, 2024Updated last year
- ☆14Nov 5, 2017Updated 8 years ago
- Arm Cortex-M0 based Customizable SoC for IoT Applications☆16Nov 4, 2020Updated 5 years ago
- A 16-bit RISC-V Inspired ISA☆23Jul 19, 2025Updated 8 months ago
- An automatic clock gating utility☆52Apr 15, 2025Updated 11 months ago
- Verification IP for APB protocol☆33Sep 9, 2020Updated 5 years ago
- ☆15Jun 22, 2023Updated 2 years ago
- LLM-aided Hardware Design and Verification☆23Updated this week
- ☆13Dec 31, 2023Updated 2 years ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆60Aug 9, 2020Updated 5 years ago
- ISP☆13Nov 25, 2023Updated 2 years ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆18Dec 5, 2022Updated 3 years ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆18Feb 27, 2025Updated last year
- LLM-DSE: Searching Accelerator Parameters with LLM Agents☆13May 22, 2025Updated 10 months ago
- ☆26Mar 11, 2026Updated last week
- flexible super-resolution☆15Mar 9, 2022Updated 4 years ago
- ☆14Aug 1, 2024Updated last year
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆26Apr 24, 2019Updated 6 years ago
- RISCV CPU implementation in SystemVerilog☆32Updated this week
- This repository contains an example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT.☆48Jun 19, 2020Updated 5 years ago
- MARVIS (Modality Adaptive Reasoning over VISualizations) is an 'everything predictor' powered by VLMs + embeddings☆14Feb 20, 2026Updated last month
- A basic tutorial on HDC☆17Sep 30, 2022Updated 3 years ago
- # 3.Interview_Questions In my experience, the questions i faced in the interviews and the people surrounded me must have faced a couple o…☆25Jul 9, 2025Updated 8 months ago
- Grand Challenge wrapper for whole-gland prostate segmentation with nnUNet☆16Nov 28, 2023Updated 2 years ago
- An ATPG tool using PODEM algorithm in C++ that generates a test to detect any given list of Single-Stuck-at Faults☆11Oct 29, 2017Updated 8 years ago
- ☆11Jan 14, 2021Updated 5 years ago
- RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24☆34Jun 5, 2024Updated last year