Universal Asynchronous Receiver/Transmitter (UART) with FIFOs Soft IP
☆16Feb 18, 2025Updated last year
Alternatives and similar repositories for EF_UART
Users that are interested in EF_UART are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Vivado project for Xilinx Artix FPGA, used in logic analyzer☆15Jul 16, 2021Updated 5 years ago
- ☆13May 8, 2022Updated 4 years ago
- IP Catalog for Raptor.☆18Dec 6, 2024Updated last year
- Verification IP for UART protocol☆26Aug 3, 2020Updated 6 years ago
- This is a Vivado project to create an IoT device with ZYBO (Zynq).☆13Jan 18, 2018Updated 8 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆19Oct 6, 2024Updated 2 years ago
- a curated "awesome list" of open-source hardware Intellectual Property (IP) blocks designed specifically for the SkyWater 130nm (SKY130) …☆31Apr 18, 2026Updated 6 months ago
- UVM Testbench for synchronus fifo☆21Aug 28, 2020Updated 6 years ago
- The open-source release of "SpikeHard: Efficiency-Driven Neuromorphic Hardware for Heterogeneous Systems-on-Chip"☆11Oct 7, 2023Updated 3 years ago
- Neuromorphic ASIC with 96 neurons on Tiny Tapeout 7☆11May 25, 2024Updated 2 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆50May 10, 2024Updated 2 years ago
- UART implementation using verilog☆39Feb 14, 2023Updated 3 years ago
- EECS 470 Final Project☆11Apr 22, 2013Updated 13 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆86Oct 7, 2022Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Asynchronous fifo using verilog and testbench using system verilog. For asynchronous Fifo design in different module.☆42Apr 13, 2021Updated 5 years ago
- A Preprocessor for Verilog HDL written in C++☆11May 26, 2012Updated 14 years ago
- SystemVerilog for Verification A Guide to Learning the Testbench Language Features Third Edition中文翻译☆22Jan 10, 2022Updated 4 years ago
- An automatic clock gating utility☆53Apr 15, 2025Updated last year
- Natural Language Exploration of Hardware Designs and Libraries (ICLAD'25) -- Best Paper Award☆19Oct 6, 2026Updated 3 weeks ago
- ☆14Nov 5, 2017Updated 8 years ago
- SystemVerilog implementation of the AHB to TileLink UL (Uncached Lightweight) bridge☆15Sep 9, 2022Updated 4 years ago
- Digital Standard Cells based SAR ADC☆15Aug 5, 2021Updated 5 years ago
- meta-layer for EBAZ4205☆17Jun 7, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Custom Daytona Proxy Samples☆12Jul 24, 2026Updated 3 months ago
- Open-source IPs Package Manager (IPM)☆16Feb 24, 2025Updated last year
- A 16-bit RISC-V Inspired ISA☆34Jul 13, 2026Updated 3 months ago
- A web-based Verilog simulator for designing, running, and visualizing RTL code in-browser.☆15Oct 4, 2025Updated last year
- SystemVerilog implementation of a Dynamically Weighted Round Robin arbiter☆14Mar 21, 2017Updated 9 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- Verilog implementation of a ultrasonic radar☆21Jan 7, 2018Updated 8 years ago
- This projects contains Veriolg code and timing analysis of a asynchronous FIFO. The README.md document is maintained, which explains ever…☆51Jul 29, 2024Updated 2 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆16Jan 22, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- SPI interface connect to APB BUS with Verilog HDL☆45Jun 27, 2021Updated 5 years ago
- Fusesoc compatible rtl cores☆18Sep 9, 2026Updated last month
- axi video dma ip in verilog☆11Aug 22, 2020Updated 6 years ago
- ☆20Dec 21, 2020Updated 5 years ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆72Aug 9, 2020Updated 6 years ago
- [IPSN 2024] Lifelong Intelligence Beyond the Edge using Hyperdimensional Computing☆14May 16, 2024Updated 2 years ago
- Implemented The UART with FIFO☆16Jul 4, 2019Updated 7 years ago