mgraczyk / coursera-vlsicadView external linksLinks
Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout
☆14May 11, 2014Updated 11 years ago
Alternatives and similar repositories for coursera-vlsicad
Users that are interested in coursera-vlsicad are comparing it to the libraries listed below
Sorting:
- RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions,…☆20Nov 26, 2018Updated 7 years ago
- Standard cell placement (global and detailed) tool based on modified algorithm “simulated annealing”☆12Jan 7, 2026Updated last month
- Python tools for generating and testing SPICE netlists/waveforms involving crossbar memory arrays in various configurations☆14Jan 22, 2020Updated 6 years ago
- Simple and most probably incomplete parser for spectre netlists☆14Oct 4, 2016Updated 9 years ago
- This repo is "NTHU VLSI System Design and Implementation" course project.☆13Mar 5, 2017Updated 8 years ago
- ☆21Mar 5, 2023Updated 2 years ago
- This project shows the design of two 4-bit current steering DACs, based on Binary and Segmented architectures at VDD=1.8V supply, using h…☆24May 2, 2025Updated 9 months ago
- A toop for openlava data-collection, data-analysis and information display.☆19Jul 17, 2024Updated last year
- Some simple examples for the Magic VLSI physical chip layout tool.☆30Mar 9, 2021Updated 4 years ago
- IronMan+alpha: Graph Neural Network and Reinforcement Learning in High-Level Synthesis☆27Jun 24, 2022Updated 3 years ago
- Collect of various scripts for helping work with EDA-tools (ASIC, FPGA, etc)☆35Jun 30, 2024Updated last year
- ☆10Nov 13, 2025Updated 3 months ago
- Java后端完整学习路线推荐☆25Nov 22, 2025Updated 2 months ago
- The Berkeley Model and Algorithm Prototyping Platform☆22Dec 15, 2024Updated last year
- awesome-Analog-IC-Design-Automation☆46Apr 19, 2023Updated 2 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆39Mar 2, 2022Updated 3 years ago
- This place provide different SRAM cells netlist to be simulated with HSpice tool in sub-20nm FinFET technologies.☆12Dec 31, 2020Updated 5 years ago
- Go Board FPGA Project for Ambient Light Sensor in VHDL and Verilog☆10Apr 20, 2019Updated 6 years ago
- Sparse Matrix Factorization (SMF) is a key component in many machine learning problems and there exist a verity a applications in real-w…☆11Jan 25, 2016Updated 10 years ago
- Code for paper: Localized matrix factorization for recommendation based on matrix block diagonal forms☆10Jan 27, 2015Updated 11 years ago
- Implementation of the ePlace algorithm on the AMD Versal architecture, utilizing AIE, PL, and PS regions of the chip.☆11Jan 15, 2026Updated last month
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- List of resources about modern dynamic polymorphism in C++.☆12Sep 29, 2018Updated 7 years ago
- Python Verilog-AMS Parser☆12Oct 13, 2015Updated 10 years ago
- c++ version of ViT☆12Nov 13, 2022Updated 3 years ago
- C++/Tcl, a library that allows to easily integrate C++ and Tcl.☆12Apr 26, 2018Updated 7 years ago
- EasierUVM from Doulos now written in Python for easier UVM with framework and template generator☆13Sep 28, 2022Updated 3 years ago
- SystemC-WMS (Wave Mixed Signal Simulator) is a class library that extends the standard SystemC kernel to allow modeling and simulation of…☆11Jul 19, 2018Updated 7 years ago
- A low-overhead, task-based threading API using a thread-pool of C++11 threads☆11Oct 29, 2018Updated 7 years ago
- ☆13Aug 20, 2017Updated 8 years ago
- Examples from the Openlane repository, adapted as Fusesoc cores☆12May 18, 2021Updated 4 years ago
- Parallel high performance C++ containers (set and map)☆16Feb 25, 2024Updated last year
- Memory Compiler Tutorial☆14Oct 7, 2020Updated 5 years ago
- modified Temporal Fusion Transformer to predict multiple cryptocurrency coin futures☆13Sep 17, 2020Updated 5 years ago
- Welcome to Birds-of-a-Feather: Open-Source-Academic-EDA-Software !☆14Jun 6, 2019Updated 6 years ago
- An experimental lexer and parser generator☆10Jul 31, 2018Updated 7 years ago
- Verilog-A implementation of MOSFET model BSIM4.8☆15Oct 4, 2019Updated 6 years ago
- Sends public ip through e-mail. Command-line standalone.☆12Sep 22, 2017Updated 8 years ago
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆11May 2, 2022Updated 3 years ago