mgraczyk / coursera-vlsicadLinks
Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout
☆12Updated 11 years ago
Alternatives and similar repositories for coursera-vlsicad
Users that are interested in coursera-vlsicad are comparing it to the libraries listed below
Sorting:
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆56Updated 3 years ago
- Intel's Analog Detailed Router☆39Updated 6 years ago
- Open Source Detailed Placement engine☆38Updated 5 years ago
- EDA physical synthesis optimization kit☆60Updated last year
- A LEF/DEF Utility.☆31Updated 6 years ago
- Simple and most probably incomplete parser for spectre netlists☆15Updated 8 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- Global Router Built for ICCAD Contest 2019☆33Updated 5 years ago
- UCSD Detailed Router☆90Updated 4 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆58Updated 5 years ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆62Updated last year
- DATC Robust Design Flow.☆36Updated 5 years ago
- AMC: Asynchronous Memory Compiler☆50Updated 5 years ago
- ☆93Updated 6 years ago
- ☆33Updated 5 years ago
- VLSI EDA Global Router☆75Updated 7 years ago
- Some simple examples for the Magic VLSI physical chip layout tool.☆30Updated 4 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- IDEA project source files☆108Updated 2 weeks ago
- Open Source PHY v2☆29Updated last year
- OpenDesign Flow Database☆16Updated 6 years ago
- Mirror of Synopsys's Liberty parser library☆23Updated 7 years ago
- A Standalone Structural Verilog Parser☆97Updated 3 years ago
- Automatic generation of real number models from analog circuits☆43Updated last year
- ☆20Updated 3 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆84Updated 3 months ago
- ☆105Updated 5 years ago
- Delay Calculation ToolKit☆32Updated 3 years ago
- Design of a 32-kbit synchronous SRAM with 32-bit words, using 180 nm process technology. Developed MATLAB scripts to evaluate architectu…☆16Updated 4 years ago