Alternatives and similar repositories for ESDA

Users that are interested in ESDA are comparing it to the libraries listed below

• AiArtisan / dac_sdc_2022_champion
  ☆21Updated 2 years ago
• AILearnerLi / DAC-SDC-2020-SEUer
  ☆26Updated 2 years ago
• heymesut / SJTU_microe
  A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC
  ☆28Updated 3 years ago
• jgoeders / dac_sdc_2021_designs
  ☆20Updated 3 years ago
• jgoeders / dac_sdc_2022_designs
  ☆17Updated 2 years ago
• vivian13maker / The-advanced-work-of-Object-detection-based-on-FPGAs
  ☆32Updated 4 years ago
• nimish15shah / DAG_Processor
  A DAG processor and compiler for a tree-based spatial datapath.
  ☆14Updated 3 years ago
• BICLab / T-RevSNN
  Offical implementation of High-Performance Temporal Reversible Spiking Neural Networks with $O(L)$ Training Memory and $O(1)$ Inference C…
  ☆22Updated 4 months ago
• yimeng-fan / SFOD
  This is the official implementation of the 'SFOD: Spiking Fusion Object Detection'.
  ☆34Updated last year
• fjcu-ee-islab / Spiking_Converted_YOLOv4
  Object Detection Based on Dynamic Vision Sensor with Spiking Neural Network
  ☆19Updated 2 years ago
• xlsjdjdk / Ship-Detection-based-on-YOLOv3-and-KV260
  This is the entry project of the Xilinx Adaptive Computing Challenge 2021. It uses YOLOv3 for ship target detection in optical remote sen…
  ☆17Updated 3 years ago
• vision-agh / gcnn-dvs-fpga
  Hardware Acceleration of Neural Networks for Event Camera-Based Object Detection on SoC FPGAs
  ☆15Updated last month
• Intelligent-Computing-Lab-Panda / SEENN
  Pytorch implementation of SEENN (Spiking Early Exit Neural Networks) (NeurIPS 2023)
  ☆15Updated 10 months ago
• RuokaiYin / LoAS
  LoAS: Fully Temporal-Parallel Dataflow for Dual-Sparse Spiking Neural Networks, MICRO 2024.
  ☆13Updated 6 months ago
• arkhodamoradi / s2n2
  ☆17Updated 4 years ago
• SFU-HiAccel / SyncNN
  [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.
  ☆61Updated 4 years ago
• jgoeders / dac_sdc_2020_designs
  Designs for finalist teams of the DAC System Design Contest
  ☆37Updated 5 years ago
• fffasttime / AnyPackingNet
  ☆30Updated 6 months ago
• hisrg / Neural-Network-Compression-and-Accelerator-on-Hardware
  My name is Fang Biao. I'm currently pursuing my Master degree with the college of Computer Science and Engineering, Si Chuan University, …
  ☆53Updated 2 years ago
• yuehniu / CNN.frequencyFPGA
  CNN Accelerator in Frequency Domain
  ☆12Updated 5 years ago
• CASR-HKU / DPACS
  ☆18Updated 2 years ago
• Charmve / AccANN
  🐆 A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration for *AdderNet*
  ☆20Updated last year
• Jiawei888 / FPGA-CNN-Accelerator
  The goal of this design is to use the PYNQ-Z2 development board to design a general convolution neural network accelerator. And through r…
  ☆11Updated 5 years ago
• SensorsINI / EDFLOW
  Vivado HLS implementation of EDFLOW IP
  ☆15Updated 3 years ago
• SivannaKing / SEU-ASIC-IOT-ECGAI
  Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators
  ☆16Updated 2 years ago
• gkrislara / Image-super-resolution-FPGA
  Deployment of Deep learning Image Super-Resolution Models in Xilinx Zynq MPSoC ZCU102
  ☆16Updated 5 years ago
• Maxwellhyh / AMD_AECG_Summer_School_Projects
  ☆16Updated 3 years ago
• qixingzhang / SummerSchool2022-Vitis-AI
  Vitis AI Lab: MNIST classifier
  ☆19Updated 3 years ago
• Ruichen0424 / AB-BNN
  [CVPR 2024] Offical implementation for A&B BNN: Add&Bit-Operation-Only Hardware-Friendly Binary Neural Network
  ☆24Updated 9 months ago
• openBII / HNN
  A programming framework based on PyTorch for hybrid neural networks with automatic quantization
  ☆20Updated last year