Alternatives and similar repositories for ESDA

Users that are interested in ESDA are comparing it to the libraries listed below

• yimeng-fan / SFOD
  This is the official implementation of the 'SFOD: Spiking Fusion Object Detection'.
  ☆38Updated last year
• AiArtisan / dac_sdc_2022_champion
  ☆21Updated 3 years ago
• RuokaiYin / LoAS
  LoAS: Fully Temporal-Parallel Dataflow for Dual-Sparse Spiking Neural Networks, MICRO 2024.
  ☆17Updated 10 months ago
• fjcu-ee-islab / Spiking_Converted_YOLOv4
  Object Detection Based on Dynamic Vision Sensor with Spiking Neural Network
  ☆19Updated 2 years ago
• SFU-HiAccel / SyncNN
  [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.
  ☆64Updated 4 years ago
• openBII / HNN
  A programming framework based on PyTorch for hybrid neural networks with automatic quantization
  ☆20Updated last year
• AILearnerLi / DAC-SDC-2020-SEUer
  ☆26Updated 3 years ago
• nimish15shah / DAG_Processor
  A DAG processor and compiler for a tree-based spatial datapath.
  ☆15Updated 3 years ago
• Intelligent-Computing-Lab-Panda / SEENN
  Pytorch implementation of SEENN (Spiking Early Exit Neural Networks) (NeurIPS 2023)
  ☆19Updated last year
• vivian13maker / The-advanced-work-of-Object-detection-based-on-FPGAs
  ☆33Updated 4 years ago
• jgoeders / dac_sdc_2021_designs
  ☆19Updated 3 years ago
• RuokaiYin / MINT_Quantization
  MINT, Multiplier-less INTeger Quantization for Energy Efficient Spiking Neural Networks, ASP-DAC 2024, Nominated for Best Paper Award
  ☆16Updated last year
• hisrg / Neural-Network-Compression-and-Accelerator-on-Hardware
  My name is Fang Biao. I'm currently pursuing my Master degree with the college of Computer Science and Engineering, Si Chuan University, …
  ☆52Updated 3 years ago
• jgoeders / dac_sdc_2022_designs
  ☆17Updated 3 years ago
• heymesut / SJTU_microe
  A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC
  ☆28Updated 3 years ago
• booniebears / CoMN
  ☆18Updated last year
• Jiawei888 / FPGA-CNN-Accelerator
  The goal of this design is to use the PYNQ-Z2 development board to design a general convolution neural network accelerator. And through r…
  ☆11Updated 5 years ago
• hyupupup / conv_systolic_array
  (Verilog) A simple convolution layer implementation with systolic array structure
  ☆13Updated 3 years ago
• RuokaiYin / SATA_Sim
  SATA_Sim is an energy estimation framework for Backpropagation-Through-Time (BPTT) based Spiking Neural Networks (SNNs) training and infe…
  ☆28Updated last year
• Charmve / AccANN
  🐆 A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration for *AdderNet*
  ☆21Updated last year
• shieldforever / NeuronQuant
  [ASP-DAC 2025] "NeuronQuant: Accurate and Efficient Post-Training Quantization for Spiking Neural Networks" Official Implementation
  ☆15Updated 11 months ago
• ZouJiu1 / LSQplus
  LSQ+ or LSQplus
  ☆79Updated last year
• SensorsINI / EDFLOW
  Vivado HLS implementation of EDFLOW IP
  ☆16Updated 3 years ago
• BICLab / Spike-Driven-Transformer-V3
  Offical implementation of "Scaling Spike-driven Transformer with Efficient Spike Firing Approximation Training" (IEEE T-PAMI2025)
  ☆92Updated 8 months ago
• vision-agh / gcnn-dvs-fpga
  Hardware Acceleration of Neural Networks for Event Camera-Based Object Detection on SoC FPGAs
  ☆22Updated 5 months ago
• Maxwellhyh / AMD_AECG_Summer_School_Projects
  ☆16Updated 3 years ago
• DanielGerlinghoff / radix-encoding
  Framework for radix encoded SNN on FPGA
  ☆18Updated 4 years ago
• arkhodamoradi / s2n2
  ☆17Updated 4 years ago
• SensorsINI / dnd_hls
  This is hardware logic code for an event-based MLP denoising filter.
  ☆25Updated 10 months ago
• eda-lab / CNNAF-CNN-Accelerator
  CNN-Accelerator based on FPGA developed by verilog HDL.
  ☆11Updated 4 years ago