CASR-HKU / ESDALinks
☆13Updated last year
Alternatives and similar repositories for ESDA
Users that are interested in ESDA are comparing it to the libraries listed below
Sorting:
- ☆21Updated 3 years ago
- Offical implementation of High-Performance Temporal Reversible Spiking Neural Networks with $O(L)$ Training Memory and $O(1)$ Inference C…☆22Updated 6 months ago
- A DAG processor and compiler for a tree-based spatial datapath.☆14Updated 3 years ago
- Object Detection Based on Dynamic Vision Sensor with Spiking Neural Network☆19Updated 2 years ago
- ☆26Updated 3 years ago
- ☆20Updated 3 years ago
- Pytorch implementation of SEENN (Spiking Early Exit Neural Networks) (NeurIPS 2023)☆17Updated last year
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆63Updated 4 years ago
- This is the official implementation of the 'SFOD: Spiking Fusion Object Detection'.☆36Updated last year
- LoAS: Fully Temporal-Parallel Dataflow for Dual-Sparse Spiking Neural Networks, MICRO 2024.☆16Updated 8 months ago
- ☆33Updated 4 years ago
- ☆17Updated 4 years ago
- (Verilog) A simple convolution layer implementation with systolic array structure☆13Updated 3 years ago
- SATA_Sim is an energy estimation framework for Backpropagation-Through-Time (BPTT) based Spiking Neural Networks (SNNs) training and infe…☆28Updated last year
- Vivado HLS implementation of EDFLOW IP☆15Updated 3 years ago
- ☆17Updated 3 years ago
- My name is Fang Biao. I'm currently pursuing my Master degree with the college of Computer Science and Engineering, Si Chuan University, …☆53Updated 2 years ago
- A programming framework based on PyTorch for hybrid neural networks with automatic quantization☆20Updated last year
- [TCAD'24] This repository contains the source code for the paper "FireFly v2: Advancing Hardware Support for High-Performance Spiking Neu…☆23Updated last year
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 3 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- Framework for radix encoded SNN on FPGA☆18Updated 4 years ago
- [CVPR 2024] Official implementation for "A&B BNN: Add&Bit-Operation-Only Hardware-Friendly Binary Neural Network"☆24Updated last week
- Offical implementation of "Scaling Spike-driven Transformer with Efficient Spike Firing Approximation Training" (IEEE T-PAMI2025)☆87Updated 6 months ago
- ☆18Updated 2 years ago
- 🐆 A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration for *AdderNet*☆21Updated last year
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆38Updated 6 years ago
- [ASP-DAC 2025] "NeuronQuant: Accurate and Efficient Post-Training Quantization for Spiking Neural Networks" Official Implementation☆13Updated 9 months ago
- Spiking Global-Local Fusion Transformer☆20Updated 7 months ago
- The official implementation of HPCA 2025 paper, Prosperity: Accelerating Spiking Neural Networks via Product Sparsity☆36Updated 4 months ago