CASR-HKU / ESDALinks
☆11Updated last year
Alternatives and similar repositories for ESDA
Users that are interested in ESDA are comparing it to the libraries listed below
Sorting:
- Offical implementation of High-Performance Temporal Reversible Spiking Neural Networks with $O(L)$ Training Memory and $O(1)$ Inference C…☆22Updated 5 months ago
- ☆32Updated 4 years ago
- ☆21Updated 3 years ago
- Pytorch implementation of SEENN (Spiking Early Exit Neural Networks) (NeurIPS 2023)☆15Updated 11 months ago
- (Verilog) A simple convolution layer implementation with systolic array structure☆13Updated 3 years ago
- LoAS: Fully Temporal-Parallel Dataflow for Dual-Sparse Spiking Neural Networks, MICRO 2024.☆13Updated 7 months ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆62Updated 4 years ago
- The goal of this design is to use the PYNQ-Z2 development board to design a general convolution neural network accelerator. And through r…☆11Updated 5 years ago
- This is the official implementation of the 'SFOD: Spiking Fusion Object Detection'.☆34Updated last year
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆16Updated 2 years ago
- A DAG processor and compiler for a tree-based spatial datapath.☆14Updated 3 years ago
- ☆20Updated 3 years ago
- Hardware Acceleration of Neural Networks for Event Camera-Based Object Detection on SoC FPGAs☆16Updated 2 months ago
- ☆26Updated 2 years ago
- SATA_Sim is an energy estimation framework for Backpropagation-Through-Time (BPTT) based Spiking Neural Networks (SNNs) training and infe…☆28Updated last year
- Object Detection Based on Dynamic Vision Sensor with Spiking Neural Network☆19Updated 2 years ago
- MINT, Multiplier-less INTeger Quantization for Energy Efficient Spiking Neural Networks, ASP-DAC 2024, Nominated for Best Paper Award☆15Updated last year
- Deployment of Deep learning Image Super-Resolution Models in Xilinx Zynq MPSoC ZCU102☆16Updated 5 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 3 years ago
- 🐆 A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration for *AdderNet*☆21Updated last year
- [ASP-DAC 2025] "NeuronQuant: Accurate and Efficient Post-Training Quantization for Spiking Neural Networks" Official Implementation☆13Updated 7 months ago
- Framework for radix encoded SNN on FPGA☆16Updated 3 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- ☆40Updated last year
- [CVPR 2024] Offical implementation for A&B BNN: Add&Bit-Operation-Only Hardware-Friendly Binary Neural Network☆24Updated 10 months ago
- ☆17Updated 4 years ago
- ☆17Updated 2 years ago
- A programming framework based on PyTorch for hybrid neural networks with automatic quantization☆20Updated last year
- LSQ+ or LSQplus☆73Updated 9 months ago
- AFP is a hardware-friendly quantization framework for DNNs, which is contributed by Fangxin Liu and Wenbo Zhao.☆13Updated 3 years ago