UnityChip Verification AI-Agent
☆236Oct 30, 2026Updated this week
Alternatives and similar repositories for UCAgent
Users that are interested in UCAgent are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A framework for building hardware verification platform using software method☆41Updated this week
- Crowdsourced Verification Project (UnityChip Verification) for the Xiangshan Processor☆51May 12, 2026Updated 5 months ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆45Apr 3, 2025Updated last year
- Pick your favorite language to verify your chip.☆96Updated this week
- xverif is a local toolkit for chip-verification debug agents. It contains deterministic tools for design and waveform debug, coverage, bi…☆113Oct 21, 2026Updated last week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Open-source, license-free MCP server for RTL waveform debug: reads FST waveforms (VCD/FSDB auto-convert) plus a SystemVerilog netlist, wi…☆262Oct 23, 2026Updated last week
- ☆25Mar 19, 2026Updated 7 months ago
- Open-source, evidence-driven MCP server for RTL simulation debugging: correlate VCS/Xcelium logs, VCD/FSDB waveforms, SystemVerilog/UVM s…☆125Oct 13, 2026Updated 2 weeks ago
- [ICCAD'26] Forbench: Symbolic Simulation Helps Make Your Testbench More Formal☆15Sep 8, 2026Updated last month
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 3 years ago
- ☆63May 22, 2026Updated 5 months ago
- ☆10Sep 29, 2024Updated 2 years ago
- A SystemVerilog Assertion dataset to improve hardware verification with LLMs.☆31Jun 9, 2025Updated last year
- benchmarks for hls equivalence checking☆11Nov 22, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆21May 26, 2025Updated last year
- Translate Chisel hardware design code to Scala simulation code.☆15May 15, 2025Updated last year
- ☆13Jan 20, 2023Updated 3 years ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 4 years ago
- 太原理工大学先进计算机系统研究实验室（“一生一芯”工作室）辅助教学使用的前置知识讲义☆21Sep 23, 2026Updated last month
- This is for uvm_tb_gen☆61Feb 13, 2025Updated last year
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆72Oct 28, 2024Updated 2 years ago
- A high-efficiency hybrid solving CEC algorithm☆14May 25, 2023Updated 3 years ago
- USTC YeXiHu Team NSCSCC 2026 LA32R out-of-order processor core in Chisel. 中国科学技术大学也西湖队龙芯杯参赛项目。☆33Sep 8, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆191Mar 10, 2025Updated last year
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 11 months ago
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆143Apr 11, 2025Updated last year
- xspcomm encapsulates the DPI-based digital circuit and provides various high-level language operation interfaces.☆10Oct 24, 2026Updated last week
- Research project from UCI's AICPS lab: using GNNs to enable hardware security and prevent hardware trojans☆10Mar 31, 2021Updated 5 years ago
- Python-first hardware construction toolkit with MLIR compilation, C++ simulation, and Verilog generation.☆42Updated this week
- UVM register utility generation by inputting xls table☆39Aug 22, 2023Updated 3 years ago
- ☆31Jan 30, 2025Updated last year
- DVSim is a build and run system written in Python that runs a variety of EDA tool flows☆16Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- (NSCSCC 2026 Second Prize) A high-performance out-of-order superscalar LA32R processor for AI Agents☆29Sep 2, 2026Updated 2 months ago
- 本项目是一个基于RISC-V指令集架构的向量处理器(Vector Processing Unit, VPU)设计，旨在实现RISC-V向量扩展(RVV)规范中定义的向量运算功能。涵盖了处理器设计、计算机体系结构和硬件描述语言编程等多个领域的知识。☆21May 8, 2025Updated last year
- ☆256Jun 25, 2025Updated last year
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆24Oct 25, 2024Updated 2 years ago
- Open-source, agent-agnostic RTL formal verification skill library for AI coding agents: JasperGold FPV, SVA, proof optimization, and TCL …☆36Sep 29, 2026Updated last month
- 开放验证平台NutShell Cache验证案例☆12Dec 2, 2025Updated 11 months ago
- ☆18Nov 19, 2023Updated 2 years ago