XS-MLVP / UCAgentLinks
UnityChip Verification AI-Agent
☆53Updated this week
Alternatives and similar repositories for UCAgent
Users that are interested in UCAgent are comparing it to the libraries listed below
Sorting:
- Pick your favorite language to verify your chip.☆74Updated 3 weeks ago
- ☆86Updated 3 weeks ago
- ☆89Updated 2 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆53Updated 3 years ago
- Crowdsourced Verification Project (UnityChip Verification) for the Xiangshan Processor☆45Updated 2 weeks ago
- A framework for building hardware verification platform using software method☆30Updated this week
- Modern co-simulation framework for RISC-V CPUs☆160Updated this week
- ☆68Updated 10 months ago
- ☆19Updated 2 years ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆215Updated 2 weeks ago
- ☆71Updated 2 years ago
- ☆67Updated last year
- ☆64Updated 3 years ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- ☆209Updated 5 months ago
- Run rocket-chip on FPGA☆76Updated 3 weeks ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆188Updated last year
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆44Updated 2 years ago
- 关于移植模型至gemmini的文档☆32Updated 3 years ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆61Updated 3 years ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 7 months ago
- ☆32Updated 4 months ago
- Collect some IC textbooks for learning.☆172Updated 3 years ago
- A small SoC with a pipeline 32-bit RISC-V CPU.☆66Updated 3 years ago
- ☆46Updated 3 years ago
- An AXI4 crossbar implementation in SystemVerilog☆183Updated 3 months ago
- Documentation for XiangShan Design☆36Updated last month
- A Chisel RTL generator for network-on-chip interconnects☆223Updated last month
- AXI协议规范中文翻译版☆165Updated 3 years ago
- A framework for ysyx flow☆13Updated last year