Fuzz everything! Now let's fuzz chip!
☆34Feb 11, 2026Updated 2 weeks ago
Alternatives and similar repositories for ChipFuzz
Users that are interested in ChipFuzz are comparing it to the libraries listed below
Sorting:
- ☆17Jul 11, 2021Updated 4 years ago
- [ICSE 2025] The Seeds of the FUTURE Sprout from History: Fuzzing for Unveiling Vulnerabilities in Prospective Deep-Learning Libraries (AC…☆20Dec 22, 2025Updated 2 months ago
- ☆17Nov 19, 2023Updated 2 years ago
- Automated Repair of Verilog Hardware Descriptions☆35Jan 16, 2025Updated last year
- This repository includes the data and scripts utilized in the study titled "Improving LLM-based Verilog Code Generation with Data Augment…☆13Mar 24, 2025Updated 11 months ago
- ☆20Updated this week
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Feb 12, 2026Updated 2 weeks ago
- ☆13Feb 14, 2026Updated 2 weeks ago
- ☆11Nov 1, 2023Updated 2 years ago
- GPU-enabled Hardware Fuzzer using Genetic Algorithm☆20Jul 12, 2023Updated 2 years ago
- A SystemVerilog Assertion dataset to improve hardware verification with LLMs.☆22Jun 9, 2025Updated 8 months ago
- Fix syntax errors of LLM-generated RTL☆43May 23, 2024Updated last year
- ☆33Aug 7, 2025Updated 6 months ago
- ☆28Mar 31, 2025Updated 11 months ago
- NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)☆23Dec 21, 2025Updated 2 months ago
- ☆20Aug 20, 2025Updated 6 months ago
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆24Jan 11, 2026Updated last month
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Sep 4, 2025Updated 5 months ago
- Reasoning LLMs optimized for Chisel code generation☆23Jun 19, 2025Updated 8 months ago
- All the tools you need to reproduce the CellIFT paper experiments☆24Feb 11, 2025Updated last year
- GL0AM GPU Accelerated Gate Level Logic Simulator☆30Feb 11, 2026Updated 2 weeks ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆99Mar 29, 2024Updated last year
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- ☆102May 27, 2024Updated last year
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆33Apr 13, 2025Updated 10 months ago
- VeRLPy is an open-source python library developed to improve the digital hardware verification process by using Reinforcement Learning (R…☆30Oct 5, 2022Updated 3 years ago
- Recent papers related to hardware formal verification.☆76Sep 20, 2023Updated 2 years ago
- SBOM-TOOL is a ctl tool that generates software bill of materials (SBOM) for software projects through source code warehouse, code finger…☆13Oct 11, 2025Updated 4 months ago
- Utilities for accessing AMD's Machine-Readable GPU ISA Specifications.☆46Sep 24, 2025Updated 5 months ago
- The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.☆44Oct 25, 2021Updated 4 years ago
- 21st century electronic design automation tools, written in Rust.☆36Feb 23, 2026Updated last week
- An open-source benchmark for generating design RTL with natural language☆160Nov 8, 2024Updated last year
- Luthier, a GPU binary instrumentation tool for AMD GPUs☆27Feb 21, 2026Updated last week
- ☆19Feb 5, 2026Updated 3 weeks ago
- Differential CPU fuzzing framework from the paper "RISCover: Automatic Discovery of User-exploitable Architectural Security Vulnerabiliti…☆23Nov 11, 2025Updated 3 months ago
- IDA Hexrays To Joern☆44Nov 7, 2024Updated last year
- Official code of Callee: Recovering Call Graphs for Binaries with Transfer and Contrastive Learning☆43Dec 17, 2023Updated 2 years ago
- 每天一个技术点☆10Sep 10, 2023Updated 2 years ago