☆27Apr 14, 2026Updated 6 months ago
Alternatives and similar repositories for verification-benchmarks
Users that are interested in verification-benchmarks are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆27Feb 19, 2026Updated 8 months ago
- A fork of Yosys that integrates the CellIFT pass☆14Sep 12, 2026Updated last month
- ☆13Apr 25, 2025Updated last year
- This repository contains 4000 vulnerable hardware designs. Currently this is in Jsonl format for directly using it for fine-tuning LLMs. …☆24Mar 25, 2025Updated last year
- ☆11Mar 2, 2025Updated last year
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- ☆31Jan 30, 2025Updated last year
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆14Mar 27, 2025Updated last year
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated 2 months ago
- A SystemVerilog Assertion dataset to improve hardware verification with LLMs.☆30Jun 9, 2025Updated last year
- Hack@DAC 2021☆21Jul 24, 2024Updated 2 years ago
- A tool for formally verifying constant-time software against hardware 🕰️☆17Feb 1, 2025Updated last year
- [NeurIPS 2026] Veri-Sure: Multi-Agent RTL Code Generation with Temporal Tracing, Slicing and Formal Verification☆28Updated this week
- ☆12Oct 23, 2026Updated last week
- LLM Evaluation Benchmark on Hardware Formal Verification☆45Apr 3, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An advanced circuit-based sat solver☆39Feb 24, 2025Updated last year
- 🧩 Starter template for ASIC hardware IP blocks with Vyges metadata, OpenLane integration, and comprehensive documentation☆13Apr 30, 2026Updated 6 months ago
- Translate Chisel hardware design code to Scala simulation code.☆15May 15, 2025Updated last year
- A Lean-embedded framework to verify Verilog modules☆17Oct 6, 2026Updated 3 weeks ago
- Verified Verilog Equivalence checker, written and verified in Coq.☆14Oct 20, 2026Updated last week
- ☆56Jul 6, 2023Updated 3 years ago
- Automatic generation of architecture-level models for hardware from its RTL design.☆17Apr 12, 2023Updated 3 years ago
- ☆13Aug 17, 2026Updated 2 months ago
- ☆16Jul 1, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Equivalence Verification Checking for Code Transformation via Equality Saturation☆13Jun 1, 2026Updated 4 months ago
- ☆91Jan 20, 2023Updated 3 years ago
- LintLLM is an open-source Verilog linting framework powered by Large Language Models (LLMs).☆12Aug 14, 2026Updated 2 months ago
- ☆11Feb 26, 2025Updated last year
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 3 years ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆28Mar 8, 2026Updated 7 months ago
- ☆36Mar 31, 2025Updated last year
- ☆10Sep 29, 2024Updated 2 years ago
- ☆32Nov 2, 2025Updated 11 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Very tiny embeddable Tcl-like language in safe Rust☆12Feb 13, 2025Updated last year
- Equivalence checking with Yosys☆66Oct 20, 2026Updated last week
- APS: An open-source toolchain towards agile processor specialization based on MLIR☆22Jan 17, 2026Updated 9 months ago
- ☆14Apr 29, 2024Updated 2 years ago
- Pre-Silicon Hardware Fuzzing Toolkit☆64Aug 4, 2026Updated 2 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆105Mar 29, 2024Updated 2 years ago
- ☆17Mar 23, 2026Updated 7 months ago