☆24Apr 14, 2026Updated last month
Alternatives and similar repositories for verification-benchmarks
Users that are interested in verification-benchmarks are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆26Feb 19, 2026Updated 3 months ago
- ☆13Apr 25, 2025Updated last year
- Pre-Silicon Hardware Fuzzing Toolkit☆63Aug 18, 2025Updated 9 months ago
- This repository contains 4000 vulnerable hardware designs. Currently this is in Jsonl format for directly using it for fine-tuning LLMs. …☆23Mar 25, 2025Updated last year
- A simple concurrent queue using std::mutex and std::condition_variable in C++ 11☆16May 12, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Class project for COMP-781, Robotics. This is a CUDA-based collision detector for motion planning.☆13Apr 29, 2019Updated 7 years ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆26Mar 8, 2026Updated 2 months ago
- A C++ PMU and/or PDC Stream Simulator for IEEE C37.118.2☆12May 21, 2019Updated 6 years ago
- ☆90Jan 20, 2023Updated 3 years ago
- StateMover is a checkpoint-based debugging framework for FPGAs.☆22Jul 14, 2022Updated 3 years ago
- A security oriented SoC featuring a custom pipelined RISC-V core and LCD-TFT controller☆18Dec 26, 2020Updated 5 years ago
- A Simple CPP Static Analysis Framework☆21Jun 16, 2023Updated 2 years ago
- Remote Attestation VErification☆35Jul 29, 2024Updated last year
- ☆29Sep 18, 2024Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Code for experiments referenced in the Usenix Security 2017 paper "Strong and Efficient Cache Side-Channel Protection using Hardware Tran…☆14Sep 8, 2022Updated 3 years ago
- A basic implementation of a SAT attack on logic locking.☆13Jun 30, 2021Updated 4 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆101Mar 29, 2024Updated 2 years ago
- Hack@DAC 2021☆19Jul 24, 2024Updated last year
- SDK for automating Ghidra from Python, Rust, and C++. Decompile, rename, annotate, inspect symbols/types/xrefs, and manage project lifecy…☆126May 7, 2026Updated last week
- A curated list of research and repositories on the novel technique of hardware fuzzing☆25May 12, 2026Updated last week
- Eliminating Keystroke Timing Attacks☆22Dec 12, 2017Updated 8 years ago
- RISC-V vector extension ISA simulation☆18Jun 11, 2019Updated 6 years ago
- FreeRTOS for RISC-V☆28Jan 30, 2019Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- New Cache implementation using Gem5☆13Apr 2, 2014Updated 12 years ago
- Motion Planning framework with visualization for autonomous driving☆11Aug 5, 2025Updated 9 months ago
- Repo with everything you need (- the Lineage) to convert a 2nd gen Amazon Fire Stick to Lineage 12/Android 5.1 (clean Android TV!)☆30Apr 7, 2026Updated last month
- A Benchmark Suite for Real-Time Robotics☆14May 3, 2023Updated 3 years ago
- ☆21Mar 30, 2023Updated 3 years ago
- ☆12Jan 1, 2015Updated 11 years ago
- 存储iot设备分析工具和分析文件☆14May 28, 2021Updated 4 years ago
- Implementation VexRiscv on ultra96☆13Apr 18, 2022Updated 4 years ago
- Parallel RRT* - A fast parallel robotic motion planner (in C)☆14Aug 9, 2012Updated 13 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Artefacts for: "VMScape: Exposing and Exploiting Incomplete Branch Predictor Isolation in Cloud Environments"☆41May 5, 2026Updated 2 weeks ago
- Benchmarks for Accelerator Design and Customized Architectures☆137Apr 1, 2020Updated 6 years ago
- Symbolic execution for RISC-V machine code based on the formal LibRISCV ISA model☆56May 26, 2025Updated 11 months ago
- ☆16Feb 9, 2022Updated 4 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- Simple implementation of scientific paper 'GAC: Graph-Based Alert Correlation for the Detection of Distributed Multi-Step Attacks'☆19May 12, 2019Updated 7 years ago
- Usenix Security'23☆15Feb 14, 2023Updated 3 years ago