☆29Aug 18, 2025Updated last year
Alternatives and similar repositories for AssertionForge
Users that are interested in AssertionForge are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A SystemVerilog Assertion dataset to improve hardware verification with LLMs.☆30Jun 9, 2025Updated last year
- PRO-V: An Efficient Program Generation Multi-Agent System for Automatic RTL Verification☆35Dec 11, 2025Updated 9 months ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆44Apr 3, 2025Updated last year
- ☆30Jan 30, 2025Updated last year
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆69Oct 28, 2024Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆221Jun 8, 2026Updated 3 months ago
- Dr.RTL: Autonomous Agentic RTL optimization through Tool-Grounded Self-Improvement☆30Sep 4, 2026Updated 2 weeks ago
- Fix syntax errors of LLM-generated RTL☆57May 23, 2024Updated 2 years ago
- ☆13Jan 20, 2023Updated 3 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 10 months ago
- ISEDA'26 LEGO official Repo☆30Apr 8, 2026Updated 5 months ago
- Multi-agent inference framework for RTL generation. A Verilog agent and a Python reference-model agent independently propose implementati…☆28Jul 27, 2026Updated last month
- This is a python repo for flattening Verilog☆19Dec 19, 2025Updated 9 months ago
- ☆16May 6, 2026Updated 4 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Contract-Aware RTL Code Generation Agents with Temporal Tracing, Slicing and Formal Verification☆24Jan 28, 2026Updated 7 months ago
- The first large scale formally verified reasoning dataset for Verilog☆25May 16, 2025Updated last year
- ☆62Mar 10, 2025Updated last year
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 3 years ago
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆136Apr 11, 2025Updated last year
- ☆62Jul 13, 2026Updated 2 months ago
- Benchmarking LLM agents on real-world hardware bug repair tasks☆57Aug 1, 2026Updated last month
- UVM-SystemC reference implementation☆22Aug 26, 2026Updated 3 weeks ago
- Extracts specified data from a VCD file into CSV form☆10Jan 10, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- LLM-aided Hardware Design and Verification☆40Updated this week
- ☆15Jun 18, 2023Updated 3 years ago
- A generic parser and tool package for the BTOR2 format.☆50Sep 18, 2025Updated last year
- ☆22Nov 29, 2022Updated 3 years ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆12Jul 4, 2025Updated last year
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆43Apr 13, 2025Updated last year
- Research project from UCI's AICPS lab: using GNNs to enable hardware security and prevent hardware trojans☆10Mar 31, 2021Updated 5 years ago
- Examples for using pyuvm☆23Jun 5, 2024Updated 2 years ago
- ☆21Oct 17, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Metal: Learning a Meta-Solver for Syntax-Guided Program Synthesis☆15Feb 18, 2019Updated 7 years ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆18Nov 8, 2016Updated 9 years ago
- ☆17Mar 23, 2026Updated 5 months ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆31Feb 11, 2026Updated 7 months ago
- ☆296Jul 8, 2024Updated 2 years ago
- A high-efficiency hybrid solving CEC algorithm☆14May 25, 2023Updated 3 years ago
- Digital logic benchmark suite☆87Sep 10, 2026Updated last week