Hardware Agent
☆32Aug 28, 2026Updated this week
Alternatives and similar repositories for hagent
Users that are interested in hagent are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- LLM Agent for Hardware Description Language☆23Jun 7, 2025Updated last year
- ☆12Feb 15, 2024Updated 2 years ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- TBD☆15Feb 6, 2025Updated last year
- A mixed-signal system on chip for nanopore-based DNA sequencing☆35Nov 30, 2022Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- CoreSmith is a Prompt to GDS Agentic Flow☆37Updated this week
- The ANUBIS benchmark suite for Incremental Synthesis☆12Dec 15, 2020Updated 5 years ago
- ☆22Aug 3, 2026Updated 3 weeks ago
- A SystemVerilog Assertion dataset to improve hardware verification with LLMs.☆29Jun 9, 2025Updated last year
- LLM Evaluation Benchmark on Hardware Formal Verification☆44Apr 3, 2025Updated last year
- ☆19Aug 30, 2020Updated 6 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆29Feb 18, 2021Updated 5 years ago
- This is about the implementation of (2,1,4) Convolutional Encoder and Viterbi Decoder using Verilog VHDL.☆14Aug 12, 2020Updated 6 years ago
- PyCacheGen: A Highly Configurable Open-Source Generator for Synthesizable Caches☆18Dec 14, 2025Updated 8 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Little cpu in verilog.☆12Updated this week
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆69Oct 28, 2024Updated last year
- A Python library that reads LEF and DEF files, extract the RC parasitics and generate their corresponding SPEF file.☆19Sep 23, 2020Updated 5 years ago
- ☆10Nov 2, 2023Updated 2 years ago
- ☆59Apr 8, 2024Updated 2 years ago
- Verilog based simulation modell for 7 Series PLL☆17May 4, 2020Updated 6 years ago
- Open-source RTL logic simulator with CUDA acceleration☆294Sep 30, 2025Updated 10 months ago
- KernelFaRer: Replacing Native-Code Idioms with High-Performance Library Calls☆13Jul 28, 2026Updated last month
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆240Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SystemVerilog file list pruner☆19Updated this week
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 7 years ago
- GT3 PDK☆41Nov 14, 2025Updated 9 months ago
- Qucsator-RF is RF circuit simulation kernel for Qucs-S☆33Updated this week
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆24Oct 25, 2024Updated last year
- UVM-SystemC reference implementation☆20Updated this week
- An HBM FPGA based SpMV Accelerator☆19Aug 29, 2024Updated 2 years ago
- Project Status: Discontinued, New repository: spec2rtl-plugin☆31Feb 1, 2026Updated 6 months ago
- TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025, ACM TODAES 2026)☆48Jul 22, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Implements a simple UVM based testbench for a simple memory DUT.☆12Oct 26, 2019Updated 6 years ago
- A modular hardware abstraction library☆53Aug 3, 2026Updated 3 weeks ago
- A Verilog RTL model of a simple 8-bit RISC processor☆21Jan 15, 2019Updated 7 years ago
- An interactive digital logic simulator with verilog support (Yosys)☆28Apr 2, 2026Updated 4 months ago
- high-performance RTL simulator☆195Aug 4, 2026Updated 3 weeks ago
- ☆22Oct 5, 2024Updated last year
- Linter for SystemVerilog Assertions (SVA). Following the philosophy of BYOL - Build Your Own Linter, SVALint is an example of ho users ca…☆21Updated this week