Hardware Agent
☆36Oct 5, 2026Updated this week
Alternatives and similar repositories for hagent
Users that are interested in hagent are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- LLM Agent for Hardware Description Language☆24Jun 7, 2025Updated last year
- ☆12Feb 15, 2024Updated 2 years ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- TBD☆15Feb 6, 2025Updated last year
- A mixed-signal system on chip for nanopore-based DNA sequencing☆35Nov 30, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- CoreSmith is a Prompt to GDS Agentic Flow☆47Updated this week
- The ANUBIS benchmark suite for Incremental Synthesis☆12Dec 15, 2020Updated 5 years ago
- ☆22Aug 3, 2026Updated 2 months ago
- A SystemVerilog Assertion dataset to improve hardware verification with LLMs.☆30Jun 9, 2025Updated last year
- LLM Evaluation Benchmark on Hardware Formal Verification☆45Apr 3, 2025Updated last year
- [AAAI 2025 Oral] AnalogCoder: Analog Circuit Design via Training-Free Code Generation☆202Sep 12, 2026Updated 3 weeks ago
- ☆19Aug 30, 2020Updated 6 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆29Feb 18, 2021Updated 5 years ago
- This is about the implementation of (2,1,4) Convolutional Encoder and Viterbi Decoder using Verilog VHDL.☆13Aug 12, 2020Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- PyCacheGen: A Highly Configurable Open-Source Generator for Synthesizable Caches☆18Dec 14, 2025Updated 9 months ago
- Little cpu in verilog.☆12Updated this week
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆69Oct 28, 2024Updated last year
- A Python library that reads LEF and DEF files, extract the RC parasitics and generate their corresponding SPEF file.☆19Sep 23, 2020Updated 6 years ago
- ☆10Nov 2, 2023Updated 2 years ago
- ☆61Apr 8, 2024Updated 2 years ago
- Verilog based simulation modell for 7 Series PLL☆17May 4, 2020Updated 6 years ago
- Open-source RTL logic simulator with CUDA acceleration☆305Sep 30, 2025Updated last year
- KLayout technology files for Skywater SKY130☆44Jul 19, 2023Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- KernelFaRer: Replacing Native-Code Idioms with High-Performance Library Calls☆13Jul 28, 2026Updated 2 months ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆242Updated this week
- SystemVerilog file list pruner☆19Sep 14, 2026Updated 3 weeks ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 7 years ago
- GT3 PDK☆44Nov 14, 2025Updated 10 months ago
- Qucsator-RF is RF circuit simulation kernel for Qucs-S☆34Aug 27, 2026Updated last month
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆24Oct 25, 2024Updated last year
- An HBM FPGA based SpMV Accelerator☆19Aug 29, 2024Updated 2 years ago
- Project Status: Discontinued, New repository: spec2rtl-plugin☆32Feb 1, 2026Updated 8 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- UVM-SystemC reference implementation☆23Updated this week
- Implements a simple UVM based testbench for a simple memory DUT.☆12Oct 26, 2019Updated 6 years ago
- A modular hardware abstraction library☆53Sep 28, 2026Updated last week
- A Verilog RTL model of a simple 8-bit RISC processor☆21Jan 15, 2019Updated 7 years ago
- An interactive digital logic simulator with verilog support (Yosys)☆29Sep 17, 2026Updated 3 weeks ago
- TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025, ACM TODAES 2026)☆51Jul 22, 2026Updated 2 months ago
- high-performance RTL simulator☆196Aug 4, 2026Updated 2 months ago