This site is hopefully a springboard for others to learn about coding in System Verilog and experimenting with FPGAs.
☆23Sep 17, 2026Updated this week
Alternatives and similar repositories for RTLDesignSherpa
Users that are interested in RTLDesignSherpa are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Extensible ARM CMSIS SVD spec based, multi-language source code generator☆18Jan 1, 2016Updated 10 years ago
- ☆16May 9, 2021Updated 5 years ago
- Integrated Circuit Design - IC Design Flow and Project-Based Learning☆58Mar 1, 2026Updated 6 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆120Nov 26, 2025Updated 9 months ago
- [AAAI 2025] The official code of the paper "InverseCoder: Unleashing the Power of Instruction-Tuned Code LLMs with Inverse-Instruct"(http…☆16Jul 10, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆17Oct 25, 2022Updated 3 years ago
- SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of…☆19May 17, 2020Updated 6 years ago
- ☆32Updated this week
- ☆18Jul 12, 2025Updated last year
- soap - Structural Optimisation of Arithmetic Programs☆23May 9, 2016Updated 10 years ago
- ☆18Oct 27, 2024Updated last year
- CNN accelerator implemented with Spinal HDL☆18Dec 27, 2021Updated 4 years ago
- 中国科学院大学2022秋季学期智能计算系统实验-陈云霁☆13Jan 3, 2023Updated 3 years ago
- ☆23Dec 7, 2023Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Implements a simple UVM based testbench for a simple memory DUT.☆12Oct 26, 2019Updated 6 years ago
- Natural Language Exploration of Hardware Designs and Libraries (ICLAD'25) -- Best Paper Award☆18Jul 14, 2025Updated last year
- Hardware Design/Visualization/Simulation/RTLGeneration Framework☆18Updated this week
- ☆18Sep 11, 2026Updated last week
- Simple pin assignment generator for IC case☆19Feb 14, 2017Updated 9 years ago
- The first large scale formally verified reasoning dataset for Verilog☆25May 16, 2025Updated last year
- This is the official implementation for MA-LoT.☆20Aug 4, 2025Updated last year
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆21Nov 13, 2024Updated last year
- Learn, share and collaborate on ASIC design using open tools and technologies☆12Dec 27, 2020Updated 5 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- AMD Xilinx University Program Vivado tutorial☆58Feb 13, 2023Updated 3 years ago
- ☆26May 17, 2026Updated 4 months ago
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Aug 31, 2026Updated 2 weeks ago
- ☆26Jun 28, 2026Updated 2 months ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Jul 17, 2023Updated 3 years ago
- Fuses IMU readings with a complementary filter to achieve accurate pitch and roll readings.☆15Aug 23, 2021Updated 5 years ago
- Sampled simulation of multi-threaded applications using LoopPoint methodology☆25Feb 21, 2026Updated 6 months ago
- PCB files for the Adafruit MPU6050 6-DoF Accelerometer and Gyro☆14Nov 6, 2019Updated 6 years ago
- A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …☆37Aug 21, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- 国科大 并发数据结构与多核编程☆18Jan 25, 2019Updated 7 years ago
- Building a Mechanical Keyboard From Scratch☆33Sep 5, 2022Updated 4 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆69Aug 18, 2026Updated last month
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆45Aug 8, 2026Updated last month
- Peak sidelobe (PSL) level of binary sequences research kit. Mirror of gitlab repo: https://gitlab.com/Gluttton/PslRK .☆15Apr 15, 2023Updated 3 years ago
- Minimal FPGA hardware/software co-design demo with UART protocol, scratchpad memory, and an int8 dot-product accelerator, plus Python/C++…☆30May 12, 2026Updated 4 months ago
- STaRFlow: A SpatioTemporal Recurrent Cell for Lightweight Multi-Frame Optical Flow Estimation☆18Sep 18, 2020Updated 6 years ago