This site is hopefully a springboard for others to learn about coding in System Verilog and experimenting with FPGAs.
☆25Oct 26, 2026Updated this week
Alternatives and similar repositories for RTLDesignSherpa
Users that are interested in RTLDesignSherpa are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆13Feb 17, 2025Updated last year
- wavedrom to verilog converter☆18Sep 14, 2021Updated 5 years ago
- RISCV implementation in Verilog (RV32I spec)☆18Nov 5, 2025Updated 11 months ago
- HB-NPU simulator runs the HB-DRAM PNM accelerator, HB-NPU, based on DRAMsim3 open source DRAM simulator.☆13Oct 21, 2026Updated last week
- Benchmark based on the Logical Foundations volume of [Software Foundations](https://softwarefoundations.cis.upenn.edu/)☆13Feb 20, 2026Updated 8 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Integrated Circuit Design - IC Design Flow and Project-Based Learning☆60Mar 1, 2026Updated 7 months ago
- Curso de Programação Paralela☆12Jul 17, 2023Updated 3 years ago
- [COLM25] Enhancing Autoformalization with no Labeled Data☆14Aug 26, 2025Updated last year
- Unofficial specification for GtkWave's FST digital waveform file format.☆11Jan 23, 2026Updated 9 months ago
- Adds Switch's UI sounds to your keyboard presses.☆12Jun 23, 2022Updated 4 years ago
- A Sublime Text plugin that displays inline images for single-line comments formatted like `// `.☆12May 16, 2024Updated 2 years ago
- PCCX v002 KV260 board/model integration and verification, consuming a pinned reusable core. Operated by Altifigence.☆21Sep 27, 2026Updated last month
- Blockdiagramm is a graphical block design tool for IC design☆10Apr 22, 2023Updated 3 years ago
- ☆13Oct 15, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Translate Chisel hardware design code to Scala simulation code.☆15May 15, 2025Updated last year
- ☆13Aug 30, 2025Updated last year
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆125Nov 26, 2025Updated 11 months ago
- Benchmarking LLMs on Real-World Software Verification in Lean 4☆15Oct 13, 2026Updated 2 weeks ago
- ☆11Feb 26, 2025Updated last year
- Gem5 with PCI Express integrated.☆25Sep 29, 2018Updated 8 years ago
- Sublime Text 非官方中文语言包☆11Dec 15, 2025Updated 10 months ago
- ☆13Updated this week
- A simple C++ CMake project to jump-start development of SystemC models and systems☆31Nov 24, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆11Oct 16, 2026Updated last week
- CoralNPU behavior simulator based on MPACT-Sim☆28Oct 8, 2026Updated 3 weeks ago
- ☆20Aug 17, 2026Updated 2 months ago
- SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of…☆19May 17, 2020Updated 6 years ago
- ☆28Updated this week
- Examples for compiling code using the RISC-V gnu toolchain☆21Jan 3, 2026Updated 9 months ago
- soap - Structural Optimisation of Arithmetic Programs☆23May 9, 2016Updated 10 years ago
- [AAAI 2025] The official code of the paper "InverseCoder: Unleashing the Power of Instruction-Tuned Code LLMs with Inverse-Instruct"(http…☆16Jul 10, 2024Updated 2 years ago
- ☆35Oct 22, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆18Jul 12, 2025Updated last year
- CNN accelerator implemented with Spinal HDL☆18Dec 27, 2021Updated 4 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆29Jun 18, 2020Updated 6 years ago
- JXI C# DSP-Core Library☆18Jul 2, 2023Updated 3 years ago
- open source hardware synthesis. SystemVerilog, VHDL and ABEL-HDL to gate-level netlists☆45Aug 25, 2026Updated 2 months ago
- ESP8266 MQTT library for Espressif RTOS SDK 1.4 based on Eclipse Paho.☆18Oct 23, 2017Updated 9 years ago
- 👌 This linter plugin for SublimeLinter provides an interface to Verilator (Verilog Simulator)☆17May 14, 2026Updated 5 months ago