This site is hopefully a springboard for others to learn about coding in System Verilog and experimenting with FPGAs.
☆24Oct 9, 2026Updated this week
Alternatives and similar repositories for RTLDesignSherpa
Users that are interested in RTLDesignSherpa are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Parametric GPIO Peripheral☆13Jan 30, 2025Updated last year
- RISCV implementation in Verilog (RV32I spec)☆18Nov 5, 2025Updated 11 months ago
- ☆21Sep 17, 2026Updated 3 weeks ago
- PCCX v002 KV260 board/model integration and verification, consuming a pinned reusable core. Operated by Altifigence.☆20Sep 27, 2026Updated last week
- Integrated Circuit Design - IC Design Flow and Project-Based Learning☆60Mar 1, 2026Updated 7 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Curso de Programação Paralela☆12Jul 17, 2023Updated 3 years ago
- ☆13Feb 12, 2026Updated 7 months ago
- A simple C++ CMake project to jump-start development of SystemC models and systems☆31Nov 24, 2024Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Aug 16, 2023Updated 3 years ago
- wavedrom to verilog converter☆18Sep 14, 2021Updated 5 years ago
- [ICLR 2024]: Is Self-Repair a Silver Bullet for Code Generation?☆15May 2, 2024Updated 2 years ago
- RTL for AXI over UCIe bridge.☆38Updated this week
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆123Nov 26, 2025Updated 10 months ago
- A SystemVerilog Assertion dataset to improve hardware verification with LLMs.☆30Jun 9, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- My solutions to exercises in "Logical Foundations" (2018-2019)☆11Apr 11, 2019Updated 7 years ago
- An RTL implementation of a SIMT GPU Core☆32Jun 18, 2026Updated 3 months ago
- [AAAI 2025] The official code of the paper "InverseCoder: Unleashing the Power of Instruction-Tuned Code LLMs with Inverse-Instruct"(http…☆16Jul 10, 2024Updated 2 years ago
- SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of…☆19May 17, 2020Updated 6 years ago
- 32-bit soft RISCV processor for FPGA applications☆20Nov 25, 2023Updated 2 years ago
- ☆34Sep 28, 2026Updated last week
- "Efficient Neural Theorem Proving via Fine-grained Proof Structure Analysis" (ICML 2025) official implementation.☆16Jun 8, 2025Updated last year
- soap - Structural Optimisation of Arithmetic Programs☆23May 9, 2016Updated 10 years ago
- Examples for compiling code using the RISC-V gnu toolchain☆21Jan 3, 2026Updated 9 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆18Oct 27, 2024Updated last year
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆29Jun 18, 2020Updated 6 years ago
- An Automatic Theorem Prover for Hilbert System, generating nearly-minimal proofs.☆13Jan 21, 2025Updated last year
- ☆23Dec 7, 2023Updated 2 years ago
- Implements a simple UVM based testbench for a simple memory DUT.☆12Oct 26, 2019Updated 6 years ago
- Camera track the tip of a pen to use as a drawing tablet☆14Sep 5, 2021Updated 5 years ago
- Natural Language Exploration of Hardware Designs and Libraries (ICLAD'25) -- Best Paper Award☆19Updated this week
- Hardware Design/Visualization/Simulation/RTLGeneration Framework☆18Sep 29, 2026Updated last week
- Simple pin assignment generator for IC case☆19Feb 14, 2017Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- sample VCD files☆43Feb 13, 2026Updated 7 months ago
- StocksALot is a cutting edge PoC for Stock Market Analysis employing OpenAI's GPT LLMs for insight inference.☆12Dec 6, 2023Updated 2 years ago
- The first large scale formally verified reasoning dataset for Verilog☆25May 16, 2025Updated last year
- This is the official implementation for MA-LoT.☆21Aug 4, 2025Updated last year
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆21Nov 13, 2024Updated last year
- Learn, share and collaborate on ASIC design using open tools and technologies☆12Dec 27, 2020Updated 5 years ago
- AMD Xilinx University Program Vivado tutorial☆58Feb 13, 2023Updated 3 years ago