This site is hopefully a springboard for others to learn about coding in System Verilog and experimenting with FPGAs.
☆17Jul 19, 2026Updated this week
Alternatives and similar repositories for RTLDesignSherpa
Users that are interested in RTLDesignSherpa are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Parametric GPIO Peripheral☆13Jan 30, 2025Updated last year
- RISCV implementation in Verilog (RV32I spec)☆18Nov 5, 2025Updated 8 months ago
- CoralNPU behavior simulator based on MPACT-Sim☆24Jun 10, 2026Updated last month
- Curso de Programação Paralela☆11Jul 17, 2023Updated 3 years ago
- RTL for AXI over UCIe bridge.☆21Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆11Feb 12, 2026Updated 5 months ago
- wavedrom to verilog converter☆17Sep 14, 2021Updated 4 years ago
- [ICLR 2024]: Is Self-Repair a Silver Bullet for Code Generation?☆15May 2, 2024Updated 2 years ago
- A SystemVerilog Assertion dataset to improve hardware verification with LLMs.☆26Jun 9, 2025Updated last year
- My solutions to exercises in "Logical Foundations" (2018-2019)☆11Apr 11, 2019Updated 7 years ago
- [AAAI 2025] The official code of the paper "InverseCoder: Unleashing the Power of Instruction-Tuned Code LLMs with Inverse-Instruct"(http…☆16Jul 10, 2024Updated 2 years ago
- SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of…☆19May 17, 2020Updated 6 years ago
- 32-bit soft RISCV processor for FPGA applications☆19Nov 25, 2023Updated 2 years ago
- ☆17Jul 12, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- "Efficient Neural Theorem Proving via Fine-grained Proof Structure Analysis" (ICML 2025) official implementation.☆16Jun 8, 2025Updated last year
- Sampled simulation of multi-threaded applications using LoopPoint methodology☆25Feb 21, 2026Updated 5 months ago
- soap - Structural Optimisation of Arithmetic Programs☆23May 9, 2016Updated 10 years ago
- ☆17Oct 27, 2024Updated last year
- CNN accelerator implemented with Spinal HDL☆18Dec 27, 2021Updated 4 years ago
- 中国科学院大学2022秋季学期智能计算系统实验-陈云霁☆12Jan 3, 2023Updated 3 years ago
- Implements a simple UVM based testbench for a simple memory DUT.☆12Oct 26, 2019Updated 6 years ago
- Camera track the tip of a pen to use as a drawing tablet☆14Sep 5, 2021Updated 4 years ago
- Hardware Design/Visualization/Simulation/RTLGeneration Framework☆18Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- PCB files for the Adafruit MPU6050 6-DoF Accelerometer and Gyro☆14Nov 6, 2019Updated 6 years ago
- ☆21May 17, 2026Updated 2 months ago
- sample VCD files☆43Feb 13, 2026Updated 5 months ago
- The first large scale formally verified reasoning dataset for Verilog☆21May 16, 2025Updated last year
- Learn, share and collaborate on ASIC design using open tools and technologies☆12Dec 27, 2020Updated 5 years ago
- Coeditor: Leveraging Repo-level Diffs for Code Auto-editing☆31Feb 25, 2024Updated 2 years ago
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Jan 4, 2024Updated 2 years ago
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆15Jun 22, 2026Updated 3 weeks ago
- ☆21Jan 31, 2026Updated 5 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Fuses IMU readings with a complementary filter to achieve accurate pitch and roll readings.☆15Aug 23, 2021Updated 4 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Jul 17, 2023Updated 3 years ago
- ☆22Jun 24, 2026Updated 3 weeks ago
- A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …☆33Aug 21, 2024Updated last year
- Multi AI Agents for Investment Risk Analysis☆14Jun 23, 2024Updated 2 years ago
- 国科大 并发数据结构与多核编程☆18Jan 25, 2019Updated 7 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆14Jul 22, 2020Updated 5 years ago