ipbus / ipbb
IPbus Builder Tool
☆13Updated last month
Alternatives and similar repositories for ipbb:
Users that are interested in ipbb are comparing it to the libraries listed below
- Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆42Updated 3 months ago
- Software that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆23Updated last week
- ☆35Updated 5 years ago
- SLAC Python Based Hardware Abstraction & Data Acquisition System☆45Updated this week
- FPGA and Digital ASIC Build System☆74Updated this week
- Live demo of hls4ml on embedded platforms such as the Pynq-Z2☆10Updated 7 months ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆23Updated 8 months ago
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Updated 2 years ago
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆23Updated last year
- Board repo for the ZCU216 RFSOC☆25Updated 2 years ago
- ☆25Updated 2 years ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 2 years ago
- Tutorials available here:☆37Updated last month
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆55Updated this week
- Python productivity for RFSoC platforms☆65Updated 10 months ago
- Board files to build the ZCU111 PYNQ image☆18Updated 2 years ago
- Fast inference of Boosted Decision Trees in FPGAs☆52Updated this week
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated last month
- Open-sourcing the PYNQ & RFSoC workshop materials☆58Updated 4 years ago
- Extensible FPGA control platform☆59Updated last year
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- ☆23Updated 8 months ago
- PYNQ-ZU, XUP UltraScale+ MPSoC academic board☆22Updated 6 months ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆34Updated last year
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆57Updated 3 years ago
- Automatic generation of real number models from analog circuits☆39Updated 11 months ago
- RFSoC Spectrum Analyser Module on PYNQ.☆76Updated 8 months ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆29Updated 4 years ago
- ☆12Updated 2 months ago
- Demonstration of Automatic Gain Control with PYNQ☆12Updated 2 years ago