ipbus / ipbb

Related projects: ⓘ

• ipbus / ipbus-firmware
  Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol
  ☆40Updated last week
• ipbus / ipbus-software
  Software that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol
  ☆22Updated last month
• slaclab / rogue
  SLAC Python Based Hardware Abstraction & Data Acquisition System
  ☆40Updated 3 weeks ago
• SiLab-Bonn / basil
  A data acquisition framework in Python and Verilog.
  ☆40Updated last month
• slaclab / ruckus
  Vivado build system
  ☆68Updated last week
• FPGA4HEP / course_material
  ☆35Updated 5 years ago
• sarafs1926 / ZCU216-PYNQ
  Board repo for the ZCU216 RFSOC
  ☆25Updated 2 years ago
• BerkeleyLab / Bedrock
  LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled
  ☆52Updated 2 weeks ago
• hVHDL / hVHDL_fixed_point
  VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and …
  ☆21Updated last month
• Xilinx / RFSoC-PYNQ
  Python productivity for RFSoC platforms
  ☆52Updated 4 months ago
• hgomersall / Ovenbird
  A tool for merging the MyHDL workflow with Vivado
  ☆19Updated 4 years ago
• Xilinx / chipscopy
  ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…
  ☆45Updated 3 months ago
• AEW2015 / fpga-colab
  FPGA examples on Google Colab
  ☆17Updated 5 months ago
• alexforencich / xfcp
  Extensible FPGA control platform
  ☆52Updated last year
• Xilinx / PYNQ_RFSOC_Workshop
  Open-sourcing the PYNQ & RFSoC workshop materials
  ☆56Updated 3 years ago
• ghdl / ghdl-cosim
  Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL
  ☆46Updated this week
• paulscherrerinstitute / psi_fix
  Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)
  ☆22Updated 2 months ago
• efabless / mpw_precheck
  ☆35Updated last week
• CESNET / ofm
  Open FPGA Modules
  ☆22Updated last week
• sgherbst / msdsl
  Automatic generation of real number models from analog circuits
  ☆36Updated 5 months ago
• hdl / conda-eda
  Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.
  ☆94Updated last week
• asinghani / open-eda-course
  ☆49Updated 11 months ago
• Toroid-io / vcd2wavedrom
  Python script to transform a VCD file to wavedrom format
  ☆68Updated 2 years ago
• tmeissner / psl_with_ghdl
  Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)
  ☆62Updated last year
• witchard / nbwavedrom
  A simple function to add wavedrom diagrams into an ipython notebook.
  ☆22Updated 2 years ago
• Xilinx / RFSoC-MTS
  A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).
  ☆17Updated last year
• RIOSMPW / OpenRPDK28
  Open source process design kit for 28nm open process
  ☆38Updated 4 months ago
• SymbiFlow / sphinxcontrib-hdl-diagrams
  Sphinx Extension which generates various types of diagrams from Verilog code.
  ☆52Updated 11 months ago
• google / bigspicy
  ☆36Updated last year
• MakarenaLabs / Xilinx-FPGA-HLS-PYNQ-ALVEO-Flow
  Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.
  ☆25Updated 4 years ago